Design Reuse
Search EETimes
Silicon IP Verification IP Software IP Wanted IP !!! Free Download IP Analytics (Restricted Access) FPGA Board / Kit Design Services Foundries Main IP/SoC Products Embedded Systems Design Platform / Structured ASIC Foundries FPGA / CPLD Fabless / IDM Deals Legal Business Financial Results People ESL Design Commentary / Analysis Main Silicon IP / SoC Verification IP FPGA / CPLD Embedded Systems Design Platform / Structured ASIC ESL Design ESL Design Standards & Best Practice Structured ASIC Verification IP Main On Cores Multimedia IP Journal Embedded Systems EDA Tools IP Cores Tool Demos D&R Partners Research / Market Reports Events Calendar Webcasts / Podcasts Online Bookstore



FPGAs tackle microcontroller tasks: Part 2 - 'Flexible' CPUs


Related

Altera Corp. Hot IPs

Latest Articles

Most Popular (Updated Daily)

By Robert Blake, Altera Corporation
(01/23/08, 12:10:00 AM EST) -- Automotive DesignLine

FPGAs offer flexibility to handle the explosion in electronic content in today's automotive systems.

Part 1 of this feature dealt with the burgeoning growth in automotive electronics applications, which strains current electronics architectures, and how FPGAs offer control, processing, and cost solutions.

Like an FPGA, a CPU should be sufficiently flexible enough to provide greater design latitude, depth, and breadth for automotive electronics applications. For example, the Nios II embedded processor (below) does not reside on a rigid, unchangeable, pre-specified silicon device like conventional microcontrollers (ìCs). Instead, it is automatically generated, based on the specifications defined by the system designer with the aid of available tools.


View a full-size image

The embedded processor is then loaded into the FPGA with the remainder of the logic required for the entire circuit. Thus, the processor core can be parameterized based on the requirements for the specific auto electronics application.

The embedded processor is built on a standard reduced instruction set computing (RISC) architecture with separate address and data buses, each 32-bits wide. Both operate via separate caches and can be continued separately into the bus system. The designer determines whether or not to use separate memory for code and data or keep both in shared memory.

Many of the functional units that every processor contains are present in this embedded processor. But the settings determine their character. For example, the hardware multiplier, barrel shifter, and hardware divider can be selected as options. The same is true for instruction and data cache, which can be varied in size or completely excluded.


Click here to read more ...



   

Contact Altera Corp.

Fill out this form for contacting a Altera Corp. representative.

Your Name:
Your E-mail address:
Your Company address:
Your Phone Number:
Write your message:
   

 



   

Add your Opinion

   

 

E-mail This Article Printer-Friendly Page



list: -1220052734.46 seconds
detail: 0.0010941028595 seconds
prov: 0.00191211700439 seconds
end_new