English
Camera SLVS-EC v.2.0 5.0Gbps / MIPI D-PHY v2-1 4.5Gbps combo Receiver 4-Lane
PowerSoC solves switch-mode DCDC noise and space issues
Michael Laflin, Enpirion, and Austin Lesea, Xilinx
EETimes (2/5/2012 5:00 PM EST)
Introduction
Conversion efficiency is driving FPGA system designers away from the use of linear regulators and toward the use of switch mode DCDC converters. While switch-mode DCDCs offer dramatic increases in efficiency, they also require a much more complex design, increase part count and footprint, and most significantly for high-speed IO, switch-mode DCDC converters are a source of noise.
This article describes the various components of noise in a switch-mode DCDC converter and demonstrates how PowerSoCs can minimize those components. The article further shows design examples and demonstrates how PowerSoCs can power high speed IO with performance equivalent to or better than Linear Regulators.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Xilinx, Inc. Hot IP
Related Articles
- How to simplify switch-mode DC-DC converter design
- Guide to Choosing the Best DCDC Converter for Your Application
- SOC: Submicron Issues -> Noise awareness catches timing flaws
- Ruggedizing Buck Converters For Space And Other High Radiation Environments
- Resilience in Space: Designing Radiation-Tolerant Systems
New Articles
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- PCIe error logging and handling on a typical SoC
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)