Best design practices for DFT
Gunjot Kaur , Sidhant Goel & Mayank Parasrampuria (Freescale)
EDN (October 14, 2015)
SoC sub-components (IPs) generally come from various sources – internal and external – and with that it has become necessary that designers ensure the RTL is testable. If the RTL has testability issues, test coverage goals can’t be met and the RTL needs to be modified, which means several iterations of synthesis, verification, and Automatic Test Pattern Generation (ATPG).
Here we will discuss the basic design practices to ensure proper testability.
E-mail This Article | Printer-Friendly Page |
|
Related Articles
New Articles
- Time Sensitive Networking for Aerospace
- Understanding mmWave RADAR, its Principle & Applications
- Advanced Topics in FinFET Back-End Layout, Analog Techniques, and Design Tools
- Maximizing Performance & Reliability for Flash Applications with Synopsys xSPI Solution
- Leveraging the RISC-V Efficient Trace (E-Trace) standard