Ultra-Low Phase Noise Delta Sigma Fractional-N LC PLL in TSMC 28HPM
Quad Analogue Video decoder
80mA LDO Silicon Proven in TSMC 180nm
1.5-GHz Jitter-optimized low-power digital PLL
Xilinx Achieves PCI Express Compliance Across its All Programmable 28nm Devices
Google TV Devices with Vivante GPU Cores Ready for Android Jelly Bean Update
Synopsys DesignWare IP for PCI Express 3.0 Passes First PCI-SIG PCIe 3.0 Compliance Workshop
Generic DDR Behavioural Model
Automated ECO Flow for overall cycle time reduction
SoC Interconnect Verification Challenge
Where Have All the IP Vendors Gone? Part 2: Market Maturation
The Honest Process Guy
Enpirion's Value is Not Necessarily in IP
© 2013 Design And Reuse
All Rights Reserved.
No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.
Was this page helpful?Ask us a question or get help
Suppliers, list your IPs for free.