D&R Industry Articles


Headline (January 2007)      Sign Up for SoC News Alert
   Articles for the Week of Jan. 29, 2007
Featured Article
A Security Tagging Scheme for ASIC Designs and Intellectual Property Cores
This paper introduces a novel idea for labelling and protecting electronic designs and in particular Intellectual Property (IP) Cores, implemented in Application Specific Integrated Circuits (ASICs) and Field Programmable Gate Arrays (FPGAs).

0Additional Articles
   Articles for the Week of Jan. 25, 2007
Featured Article
An Analog Verification and IP Development Environment
This paper describes the prototype of an environment for block and sub-system analog design supported by cell-reuse and circuit-class specific templates. It brings software tools and design knowledge together which leads to higher design effectivity and quality by smoothly enhancing the usual design style.

0Additional Articles
   Articles for the Week of Jan. 18, 2007
Featured Article
USB 2.0 PHY Verification
In this paper we present a Vera-based reusable environment to verify a USB 2.0 PHY that addresses some of the problems of a typical PHY Verification. Thus, we present the developed VIPs such as monitors, response checkers and functional coverage object needed to be re-used for multiple PHY implementations, as well as potentially in an integrated Controller/PHY testbench.

0Additional Articles
   Articles for the Week of Jan. 11, 2007
Featured Article
DDR Memory Systems at the Heart of Consumer Electronics
In this article, DDR memory systems will be discussed in the context of consumer electronics design, with an emphasis on the need for a multi-disciplined, system-level approach. A brief look of relevant market pressures are followed by review of key issues in memory system development, including device selection, controller and PHY (Physical) design, and system integration. The article concludes with an example of commercially available solutions that address the key issues.

0Additional Articles
   Articles for the Week of Jan. 04, 2007
Featured Article
Design and Real Time Hardware Implementation of a Generic Fuzzy Logic Controller for a Transport/Diffusion System
A fuzzy controller design methodology for the control action in the transport/diffusion is presented here. The efficient design of the controller according to the desired specifications using VHDL and its implementation on FPGA introduces a novel approach for realizing a generic prototype of the controller, applicable in real time systems.



Previous Headlines:
2010JanFebMar         
2009JanFebMarAprMayJunJulAugSepOctNovDec
2008JanFebMarAprMayJunJulAugSepOctNovDec
2007JanFebMarAprMayJunJulAugSepOctNovDec
2006JanFebMarAprMayJunJulAugSepOctNovDec
2005JanFebMarAprMayJunJulAugSepOctNovDec
2004JanFebMarAprMayJunJulAugSepOctNovDec
2003JanFebMarAprMayJunJulAugSepOctNovDec
2002JanFebMarAprMayJunJulAugSepOctNovDec
2001JanFebMarAprMayJunJulAugSepOctNovDec
2000JanFebMarAprMayJunJulAugSepOctNovDec
1999JanFebMarAprMayJunJulAugSepOctNovDec