 |
|
| |
Headline (February 2007) Sign Up for SoC News Alert  |
|
 | |
| | |
| | |
| Articles for the Week of Feb. 26, 2007 | |
| | |
| | |
Featured Article
Fast Virtual Prototyping for early software design and verificationThis paper describes a simplified and novel approach for fast and easy virtual prototyping which provides a fully functional and accurate platform for the embedded software developer. This platform enables the software developer to execute the same binary image on the virtual platform as he would on the real hardware. The virtual platform, thus developed, can also be used for meaningful development of newer software features and upgrades, and will carry a lot of value for software development. |
|
| Additional Articles | |
| | |
| | |
| Articles for the Week of Feb. 22, 2007 | |
| | |
| | |
Featured Article
Using a Versatile, Independent IP Platform for SoC DesignThis paper shows how companies adopting an IP platform approach can maximize the benefits of their investment by choosing a flexible, versatile platform suitable for a variety of projects. Major points to consider are illustrated through one such platform, the PIP-AMBA from CAST |
|
| Additional Articles | |
| | |
| | |
| Articles for the Week of Feb. 15, 2007 | |
| | |
| | |
Featured Article
High Performance Connectivity IP -- Avoiding Pitfalls When Selecting An IP VendorIn this paper, we will discuss how to select a third party IP vendor, how to verify third party IP, and some of the gotcha's when integrating third party IP, with a special focus on the SerDes-based PHYs for PCI Express and SATA as well as PHYs for USB and DDR2. In addition, we will discuss the impact of 65 nm and 45 nm process effects on yield, we will review the advantages and disadvantages of moving to serial links, we will propose complete vertical integrated solutions, and we will present production testing techniques. |
|
| Additional Articles | |
| | |
| | |
| Articles for the Week of Feb. 08, 2007 | |
| | |
| | |
Featured Article
Fully Digital Implemented Phase Locked LoopThis paper shows an approach for a PLL that only uses digital cell libraries. So all integration advantages of pure digital chips are preserved, there is no design effort for a new chip generation and the PLL also can be used in a FPGA. One of the most astonishing feature is the possibility to check the whole functionality with a pure digital simulator. So without an analog simulator like Spice performance values like frequency and jitter can be checked. |
|
| Additional Articles | |
| | |
| | |
| Articles for the Week of Feb. 01, 2007 | |
| | |
| | |
