 |
|
| |
Headline (June 2008) Sign Up for SoC News Alert  |
|
 | |
| | |
| | |
| Articles for the Week of Jun. 30, 2008 | |
| | |
| | |
Featured Article
Generic Driver Model using hardware abstraction and standard APIsThis paper describes a unique approach for developing drivers using hardware abstraction and standard APIs for hardware and software interfaces. |
|
| Additional Articles | |
| | |
| | |
| Articles for the Week of Jun. 26, 2008 | |
| | |
| | |
Featured Article
Straightforward IP Integration with IP-XACT RTL-TLM SwitchingThis paper gives the results of experimentations done for the packaging of a USB OTG controller respecting the IP-XACT schema provided by The SPIRIT Consortium |
|
| Additional Articles | |
| | |
| | |
| Articles for the Week of Jun. 19, 2008 | |
| | |
| | |
Featured Article
Advanced Techniques for IP Design and VerificationSystemVerilog for design, power aware design and verification flow, dynamic and formal property verification and transaction level debugging for viewing signals at a higher abstraction level are some of the new techniques getting more attention in the design and verification space. |
|
| Additional Articles | |
| | |
| | |
| Articles for the Week of Jun. 12, 2008 | |
| | |
| | |
Featured Article
Mixed-Signal Verification for USB 2.0 Physical Layer IPA well planned verification flow for a mixed-signal IP is required to achieve the highest quality of the IP performance with the expected design specifications. The aim of this paper is to present a mixed-signal verification flow for the Universal Serial Bus physical layer IP. |
|
| Additional Articles | |
| | |
| | |
| Articles for the Week of Jun. 05, 2008 | |
| | |
| | |
Featured Article
Adapter Based Distributed Simulation of Multiprocessor SoCs Using SystemCAn ever increasing demand for execution speed and communication bandwidth has made the multi-processor SoCs a common design trend in today’s computation and communication architectures. |
|
