Industry Articles | Most Popular | SoC News Alerts | RSS Feed

How to support multiple SD devices using CPLDs

	E-mail Save Print Talkback
	Related Articles
	How to design portable handsets using CPLDs How to reduce power using I/O gating (CPLDs) versus sleep modes (FPGAs) Tips on using CPLDs to reduce system processor power consumption How to use CPLDs to implement a QWERTY keypad How to use CPLDs to manage average power consumption in portable applications
	Related
	Xilinx, Inc. Silicon IPs
	Xilinx, Inc. Hot IPs
	Endpoint for PCI Express LogiCORE Endpoint PIPE for PCI Express (DO-DI-PCIE-PIPE) H.264 Motion Estimation Engine (DO-DI-H264-ME) MPEG4 Simple Profile Decoder XPS FlexRay Controller More ...
	Latest Articles
	Analog & Mixed Signal IC Debug: A high precision ADC application Squeeze power efficiency out of processor-based designs -- Part one Solving FPGA I/O pin assignment challenges Planning, adopting and implementing adaptive reuse What if the IP you are looking for does not exist?
	Most Popular (Updated Daily)
	1 FPGA Implementation of AES Encryption and Decryption 2 How to calculate CPU utilization 3 A comparison of Network-on-Chip and Busses 4 FPGA design from scratch 5 Memory Design Considerations When Migrating to DDR3 Interfaces from DDR2 See the Top 20 >>

By Mark Ng, Xilinx
August 22, 2007 -- pldesignline.com

There has been an increasing demand to add multiple Secure Digital (SD) devices in a single system. The problem, however, is that most host devices/processors, for example Intel PXA270, TI OMAP, or Qualcomm MSM processors, only provide a single SD interface. Fortunately, Complex Programmable Logic Devices, otherwise known as CPLDs, can be used to allow host devices to support any number of SD devices. This article details a scalable, auto-sensing bidirectional multiplexer-based design.

Introduction
Creating an SD Multiplexer using CPLDs
Fig 1 shows a generalized CPLD usage model to incorporate any number of SD ports for a given host device that only has a single native SD interface. The CPLD is placed between the host controller and the SD devices. As such, the CPLD part performs a bidirectional multiplexing function, allowing the host to communicate with any selected SD Device. More importantly, this design has no directional control pins, which means that the CPLD automatically detects the direction of data flow.

1. Using CoolRunner-II CPLDs to provide additional SD ports.

This implementation is extremely flexible and scalable, meaning that the number of SD ports can be increased or decreased as desired. The design also supports any of the defined SD card modes – SPI, 1-bit, or 4-bit data modes.

While the primary purpose of using a CPLD device in this type of application is to provide additional SD ports to the host controller, secondary benefits include level translation and logic isolation between the host and the SD card. Fig 1 shows the case where the host is 1.8V, but the SD Devices are 3.3V. The industry's latest CPLDs provide negligible standby current and ultra low dynamic power consumption. Hence, incorporating a complex programmable logic device in your system will not significantly impact your power budget.

Click here to read more ...

Contact Xilinx, Inc. Fill out this form for contacting a Xilinx, Inc. representative. Your Name: Your E-mail address: Your Company address: Your Phone Number: Write your message:

Add your Opinion

E-mail This Article

Printer-Friendly Page