Industry Articles | Most Popular | SoC News Alerts | RSS Feed

Multi-language Functional Verification Coverage for Multi-site Projects

	E-mail Save Print Talkback
	Related Articles
	Accelerating Functional Verification Viewpoint: Verification flow should be front and center Open Verification Methodology: Why Now? Verification Platform for Complex Designs Design with Verification: Not an Oxymoron
	Related
	Cadence Design Systems, Inc. Silicon IPs Cadence Design Systems, Inc. EDA Tools
	Cadence Design Systems, Inc. Hot IPs
	Dual 10-Bit 40MHz ADC PCI Express Digital Core with selectable 8-bit or 16-bit PIPE Interface and Gene ... 8-Bit 10MS/s Utility DAC 6-Bit 1 Gs/s Dual DAC More ...
	Latest Articles
	Video processing pipeline design Video encoding with low-cost FPGAs for multi-channel H.264 surveillance A scalable MIMO near-maximum likelyhood (ML) detector Dealing with clock jitter in embedded DDR2/DDR3 DRAM designs: Part 1 Dealing with clock jitter in embedded DDR2/DDR3 DRAM designs: Part 2
	Most Popular (Updated Daily)
	1 How to calculate CPU utilization 2 Memory Design Considerations When Migrating to DDR3 Interfaces from DDR2 3 Dealing with clock jitter in embedded DDR2/DDR3 DRAM designs: Part 1 4 VLSI implementation of OFDM modem 5 Video encoding with low-cost FPGAs for multi-channel H.264 surveillance See the Top 20 >>

By Apurva Kalia, Cadence Design Systems
February 18, 2008 -- edadesignline.com

This is Part 1 of a two parts article. The second part will be published early in March

Today's design paradigm is changing rapidly or to be more accurate it has already dramatically changed! Time to market pressures imply that most of today's SoC designs are re-use based derivative designs. This paradigm shift has created entirely new challenges for both design and verification teams, especially in the case of large projects that are developed throughout multiple sites. A significant part of the design cycle now involves managing and automating much of the SoC level integration that comes from the various sites. In order to address these issues we must first recognize the following:

• IP blocks that form a part of the SoC could come from multiple sources spread over multiple geographies.
• Different IP blocks may be written in various languages, making the SoC a multi-language design.
• Each IP block carries its own verification IP so the overall verification environment may also be multi-language and distributed.

Click here to read more ...

Contact Cadence Design Systems, Inc. Fill out this form for contacting a Cadence Design Systems, Inc. representative. Your Name: Your E-mail address: Your Company address: Your Phone Number: Write your message:

Add your Opinion

E-mail This Article

Printer-Friendly Page