AHB-Lite Multilayer Switch
MIPI D-PHY Rx-Only 2 Lanes in GF (28nm)
USB2.0 PHY, 8-bit or a 16-bit parallel interface, remaining backward compatible with USB1.1 legacy protocol at 12Mbps
DDR5/4 PHY for TSMC 7nm
PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
Maximizing ESD protection for automotive Ethernet applications
Time Sensitive Networking for Aerospace
Understanding mmWave RADAR, its Principle & Applications
Functional safety in the automotive supply chain
Intel and Cadence Partner to Build Out the Foundry Ecosystem in America
Ensuring Integrity: The Role of SoC Security in Today's Digital World
© 2024 Design And Reuse
All Rights Reserved.
No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.
Suppliers, list your IPs for free.