|
ASYGN
Analog System Design
CORE COMPETENCY:Acceleration and Emulation, Analog Design, Analog Simulation, Gate Level Simulation, Gate Level/Transistor Level Design, RF Design and Simulation, IC DFM Tools, IC Implementation, IC SPICE and SPICE-like Simulation, MEMS, Wireless, Design Services, Training and Consulting, Verification, Acceleration and Emulation, Mixed Language Simulation, Mixed Signal Simulation
Headquarter: France
|
Cadence Design Systems, Inc.
CORE COMPETENCY:Acceleration and Emulation, Analog Design, Analog Simulation, Gate Level Simulation, Gate Level/Transistor Level Design, RF Design and Simulation, Enterprise Tools, Interoperability Tools, ASIC Layout, Custom Layout, Delay Calculation, DRC, Extractors, FPGA/PLD, IC DFM Tools, IC Implementation, IC SPICE and SPICE-like Simulation, Lithography, Mask Design, MCM, Hybrid and Packaging Design, Metal - Migration Analysis, PCB CAM, PCB Design, PCB SPICE, PCB Virtual Prototype, Physical Libraries, Power Analysis, Process Migration, RET, Reverse Synthesis, Signal - Integrity Analysis, Thermal Analysis, Timing Analysis, Compiler, ESL Co-Verification, ESL Design and Entry, ESL Logic Synthesis, ESL Power Analysis, ESL Simulation, ESL Test and Verification, DSP, Memory, MEMS, Networking, Telecomms, Wireless, Design IP, Verification IP, Design Services, Training and Consulting, Silicon Virtual Prototype, Synthesis, Verilog Simulation, VHDL Simulation, Timing Design, Verification, Thermal Design, Acceleration and Emulation, DFT Tools, Formal Analysis, Formal Verification, HW/SW Co-Verification, Intelligent Test Bench, Mixed Language Simulation, Mixed Signal Simulation, Power Design, RTL Design and Entry, Signal-Integrity Design
Headquarter: United States | Founded: 1988 | Size: 5200 employees
|
Dolphin Integration
The Enabler of mixed signal System-on-Chip
CORE COMPETENCY:Analog Simulation, Gate Level Simulation, Schematic Capture, IC SPICE and SPICE-like Simulation, PCB SPICE, Power Analysis, MEMS, Verilog Simulation, VHDL Simulation, HW/SW Co-Verification, Mixed Language Simulation, Mixed Signal Simulation, Power Design
Headquarter: France | Founded: 1985
|
Tanner EDA
Speeding Concept to Silicon
CORE COMPETENCY:Analog Design, Analog Simulation, Gate Level/Transistor Level Design, RF Design and Simulation, Schematic Capture, Design Libraries, Enterprise Tools, ASIC Layout, Custom Layout, DRC, Extractors, IC SPICE and SPICE-like Simulation, Lithography, Mask Design, MEMS, Verification, Mixed Signal Simulation
Headquarter: United States
|
Quik-Pak
IC Packages, Assembly & Prototype Services
CORE COMPETENCY:MEMS, Telecomms, Wireless, Verification IP, IC Foundry, Verification
Headquarter: United States
|
QThink
The Proven Path to First Pass Silicon
CORE COMPETENCY:Gate Level Simulation, Gate Level/Transistor Level Design, ASIC Layout, Custom Layout, IC Implementation, IC SPICE and SPICE-like Simulation, Mask Design, Power Analysis, Signal - Integrity Analysis, Timing Analysis, DSP, Memory, MEMS, Networking, Telecomms, Wireless, Design Services, Synthesis, Verilog Simulation, VHDL Simulation, Timing Design, Formal Analysis, Formal Verification, Intelligent Test Bench, Mixed Language Simulation, Mixed Signal Simulation, Power Design, RTL Design and Entry, Signal-Integrity Design
Headquarter: United States | Founded: 1999
|
Plurality Ltd.
CORE COMPETENCY:DSP, MEMS, Networking
Headquarter: Israel
|
OptEM Engineering Inc.
Software and Services for Electronic Interconnect Design, Modeling and Analysis
CORE COMPETENCY:Analog Design, Analog Simulation, Gate Level Simulation, Gate Level/Transistor Level Design, RF Design and Simulation, Extractors, IC SPICE and SPICE-like Simulation, MCM, Hybrid and Packaging Design, PCB Design, Signal - Integrity Analysis, Timing Analysis, Memory, MEMS, Networking, Telecomms, Wireless, Design Services, Training and Consulting, Verification, Mixed Signal Simulation, Signal-Integrity Design
Headquarter: Canada
|
MunEDA GmbH
Design for Yield - Yield is Money!
CORE COMPETENCY:Acceleration and Emulation, Analog Design, Analog Simulation, Gate Level Simulation, Gate Level/Transistor Level Design, RF Design and Simulation, Schematic Capture, IC DFM Tools, Power Analysis, DSP, Memory, MEMS, Networking, Telecomms, Wireless, Design IP, Design Services, Training and Consulting, Synthesis
Headquarter: Germany
|
MOSIS
CORE COMPETENCY:Custom Layout, IC Implementation, Mask Design, Physical Libraries, MEMS, Wireless, IC Foundry
Headquarter: United States
|
Helic S.A.
CORE COMPETENCY:RF Design and Simulation, Custom Layout, Extractors, IC DFM Tools, IC Implementation, MEMS, Networking, Telecomms, Wireless, Design IP, Training and Consulting
Headquarter: Greece
|
Breker Verification Systems
Predictable Path to 100% Verification Plan Coverage
CORE COMPETENCY:DSP, Memory, MEMS, Networking, Telecomms, Wireless, Verification IP, Design Services, Training and Consulting, Verilog Simulation, VHDL Simulation, Verification, Intelligent Test Bench, Mixed Language Simulation
Headquarter: United States
|
ANSYS
CORE COMPETENCY:Analog Design, Analog Simulation, Gate Level Simulation, Gate Level/Transistor Level Design, RF Design and Simulation, Schematic Capture, Design Libraries, Enterprise Tools, Interoperability Tools, EMI Analysis, Extractors, IC SPICE and SPICE-like Simulation, MCM, Hybrid and Packaging Design, Power Analysis, Signal - Integrity Analysis, Thermal Analysis, Memory, MEMS, Networking, Telecomms, Wireless, Signal-Integrity Design
Headquarter: United States
|