-
Search IP
- Categories
- Featured Products
-
News
- Categories
- Latest News
-
Industry Articles
- Categories
- Featured Articles
- Blogs
Search for EDA Tools.
|
OR EDA Supplier: list your tools for free in this catalog. |
|
|
ASYGN
Analog System Design CORE COMPETENCY:Acceleration and Emulation, Analog Design, Analog Simulation, Gate Level Simulation, Gate Level/Transistor Level Design, RF Design and Simulation, IC DFM Tools, IC Implementation, IC SPICE and SPICE-like Simulation, MEMS, Wireless, Design Services, Training and Consulting, Verification, Acceleration and Emulation, Mixed Language Simulation, Mixed Signal Simulation Headquarter: France |
|
Cadence Design Systems, Inc.
CORE COMPETENCY:Acceleration and Emulation, Analog Design, Analog Simulation, Gate Level Simulation, Gate Level/Transistor Level Design, RF Design and Simulation, Enterprise Tools, Interoperability Tools, ASIC Layout, Custom Layout, Delay Calculation, DRC, Extractors, FPGA/PLD, IC DFM Tools, IC Implementation, IC SPICE and SPICE-like Simulation, Lithography, Mask Design, MCM, Hybrid and Packaging Design, Metal - Migration Analysis, PCB CAM, PCB Design, PCB SPICE, PCB Virtual Prototype, Physical Libraries, Power Analysis, Process Migration, RET, Reverse Synthesis, Signal - Integrity Analysis, Thermal Analysis, Timing Analysis, Compiler, ESL Co-Verification, ESL Design and Entry, ESL Logic Synthesis, ESL Power Analysis, ESL Simulation, ESL Test and Verification, DSP, Memory, MEMS, Networking, Telecomms, Wireless, Design IP, Verification IP, Design Services, Training and Consulting, Silicon Virtual Prototype, Synthesis, Verilog Simulation, VHDL Simulation, Timing Design, Verification, Thermal Design, Acceleration and Emulation, DFT Tools, Formal Analysis, Formal Verification, HW/SW Co-Verification, Intelligent Test Bench, Mixed Language Simulation, Mixed Signal Simulation, Power Design, RTL Design and Entry, Signal-Integrity Design Headquarter: United States | Founded: 1988 | Size: 5200 employees |
|
Mentor Graphics Corp.
EDA Technology Leader CORE COMPETENCY:Acceleration and Emulation, Analog Design, Analog Simulation, Gate Level Simulation, Gate Level/Transistor Level Design, RF Design and Simulation, Schematic Capture, Design Libraries, Enterprise Tools, Custom Layout, Delay Calculation, DRC, EMI Analysis, Extractors, FPGA/PLD, IC DFM Tools, IC Implementation, IC SPICE and SPICE-like Simulation, Library Development Tools, Lithography, Mask Design, MCM, Hybrid and Packaging Design, PCB CAM, PCB Design, PCB SPICE, PCB Virtual Prototype, Physical Libraries, RET, Signal - Integrity Analysis, Thermal Analysis, Timing Analysis, Compiler, Debugger, ESL Co-Verification, ESL Design and Entry, ESL Logic Synthesis, ESL Simulation, ESL Test and Verification, Libraries, RTOS, DSP, Memory, Networking, Telecomms, Wireless, Design IP, Verification IP, Training and Consulting, Synthesis, Verilog Simulation, VHDL Simulation, Verification, Acceleration and Emulation, DFT Tools, EMI Design, Formal Analysis, Formal Verification, HW/SW Co-Verification, Mixed Language Simulation, Mixed Signal Simulation, Power Design, RTL Design and Entry, Signal-Integrity Design Headquarter: United States | Founded: 1981 | Size: 4200 employees |
|
EVE
The Fastest Verification CORE COMPETENCY:Acceleration and Emulation, Gate Level Simulation, ESL Co-Verification, ESL Simulation, ESL Test and Verification, Verification, Acceleration and Emulation, HW/SW Co-Verification Headquarter: United States |
|
Concurrent EDA
Measureably Faster CORE COMPETENCY:Synthesis, Timing Design, Verification, Acceleration and Emulation, RTL Design and Entry Headquarter: USA |
|
Verific Design Automation
CORE COMPETENCY:Synthesis, Verilog Simulation, VHDL Simulation, Verification, Acceleration and Emulation, DFT Tools, Formal Analysis, Formal Verification, Mixed Language Simulation, RTL Design and Entry Headquarter: United States |
|
Temento Systems
CORE COMPETENCY:Debugger, Verification IP, Training and Consulting, Verification, Acceleration and Emulation, DFT Tools, HW/SW Co-Verification Headquarter: France |
|
Liga Systems, Inc.
CORE COMPETENCY:Acceleration and Emulation, Gate Level Simulation, Interoperability Tools, Design IP, Verification IP, Verilog Simulation, Verification, Acceleration and Emulation, HW/SW Co-Verification Headquarter: United States |
|
Interra Systems, Inc.
CORE COMPETENCY:ASIC Layout, Extractors, IC SPICE and SPICE-like Simulation, Library Development Tools, Power Analysis, Timing Analysis, ESL Co-Verification, ESL Simulation, ESL Test and Verification, Memory, Design Services, Synthesis, Verilog Simulation, VHDL Simulation, Timing Design, Verification, Acceleration and Emulation, Formal Analysis, Formal Verification, HW/SW Co-Verification, Mixed Language Simulation, RTL Design and Entry Headquarter: United States |
|
GiDEL
CORE COMPETENCY:Acceleration and Emulation, FPGA/PLD, ESL Co-Verification, Libraries, DSP, Memory, Networking, Telecomms, Wireless, Design Services, Silicon Virtual Prototype, Verification, Acceleration and Emulation, HW/SW Co-Verification, Intelligent Test Bench, Mixed Language Simulation Headquarter: United States |
|
FTL Systems, Inc.
CORE COMPETENCY:Acceleration and Emulation, Analog Design, Analog Simulation, Gate Level Simulation, Gate Level/Transistor Level Design, RF Design and Simulation, Enterprise Tools, Delay Calculation, FPGA/PLD, IC SPICE and SPICE-like Simulation, Power Analysis, Target Compiler, Timing Analysis, Compiler, Debugger, ESL Co-Verification, ESL Logic Synthesis, ESL Simulation, ESL Test and Verification, Silicon Virtual Prototype, Synthesis, Verilog Simulation, VHDL Simulation, Timing Design, Acceleration and Emulation, EMI Design, Formal Verification, HW/SW Co-Verification, Mixed Language Simulation, Mixed Signal Simulation, Power Design, RTL Design and Entry Headquarter: United States |
|
Dynalith Systems Co., Ltd.
CORE COMPETENCY:Acceleration and Emulation, Gate Level Simulation, FPGA/PLD, ESL Co-Verification, ESL Simulation, ESL Test and Verification, RTOS, DSP, Networking, Telecomms, Verification IP, Training and Consulting, Silicon Virtual Prototype, Verilog Simulation, VHDL Simulation, Verification, Acceleration and Emulation, HW/SW Co-Verification, RTL Design and Entry Headquarter: South Korea |
|
Dini Group (The)
CORE COMPETENCY:Acceleration and Emulation, Gate Level/Transistor Level Design, ESL Simulation, ESL Test and Verification, Design Services, Silicon Virtual Prototype, Acceleration and Emulation Headquarter: United States |
|
Carbon Design Systems, Inc.
Software Before Silicon CORE COMPETENCY:Debugger, ESL Co-Verification, ESL Simulation, Networking, Telecomms, Wireless, Design IP, Verification IP, Verilog Simulation, VHDL Simulation, Acceleration and Emulation, HW/SW Co-Verification, Mixed Language Simulation Headquarter: United States | Founded: 2002 | Size: 35 employees |
|
Bluespec, Inc.
Reinventing Hardware Design(tm) CORE COMPETENCY:ESL Co-Verification, ESL Design and Entry, ESL Logic Synthesis, ESL Power Analysis, ESL Simulation, ESL Test and Verification, Design IP, Verification IP, Design Services, Synthesis, Verification, Acceleration and Emulation, RTL Design and Entry Headquarter: United States |
|
Aldec, Inc.
The Design Verification Company CORE COMPETENCY:Acceleration and Emulation, Gate Level Simulation, Schematic Capture, ESL Co-Verification, ESL Design and Entry, ESL Simulation, Design IP, Verilog Simulation, VHDL Simulation, Verification, Acceleration and Emulation, HW/SW Co-Verification, Mixed Language Simulation, RTL Design and Entry Headquarter: United States |
© 2013 Design And Reuse
All Rights Reserved.
No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.
Talk to us
Add your Products