USB 2.0 picoPHY - TSMC 28HPL18 x1, North/South (vertical) poly orientation
SATA PHY, TSMC 40LP, x2
OTP/eMTP: 8K - 512Kbit NVM in 65nm Standard Logic CMOS process
SATA PHY, CP 65G, X1
eMemory NeoEE SIP Advances into Automotive Electronics Applications
GLOBALFOUNDRIES to Acquire IBM's Microelectronics Business
TSMC Capex to Exceed $10B in FinFET Ramp-Up
This Isn't Your Father's JTAG Anymore
Rethinking the FFT
The IoT is turning software development upside down
TSMC OIP Forum: 10nm ICs Pose Process Development and Design Challenges
Q&A: Customized Verification Solutions Serve ARM v8-based SoCs
Is Your JEDEC UFS Verification Future-Proofed with UME Support?
© 2014 Design And Reuse
All Rights Reserved.
No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.
Was this page helpful?Ask us a question or get help
your IPs for free.