1.0-10Gb/s MultiStandard SerDes (65nm)
Serial RapidIO Sensor IP Core
Dual 12-bit 3.2-GSPS DAC
complete measurement subsystem IP for single phase power metering
Cadence Achieves PCIe 3.0 Compliance for PHY and Controller IP
Analog Unit Shipments Outpacing Growth of All IC Product Segments
Innovative Logic Inc. and M31 Technology Introduce a USB-IF Certified Complete SuperSpeed USB 3.0 IP Solution
Challenges in LBIST validation for high reliability SoCs
Development of a Hybrid Drive that Combines Large Capacity and High-Speed Performance
Enabling a new generation of connected devices
Introducing FPGA-Based Acceleration for High-Frequency Trading
Cadence PCIe Solutions: Configurable, Compliant, and Low Power
Basics of Functional Verification
© 2014 Design And Reuse
All Rights Reserved.
No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.
Was this page helpful?Ask us a question or get help
your IPs for free.