English
Industry Expert Blogs
|
The formal verification market is still untappedOlivier Coudert's Blog - Olivier CoudertOct. 20, 2009 |
Functional verification is a major bottleneck in the chip design cycle Any misstep in closing the functional correctness of a digital system costs millions of dollars in redesign, additional testing, and silicon respins. One can argue at length about its actual cost, but people in the industry usually agree that functional verification takes between 40 and 70% of a project’s labor, and about 50% of the total cost.
Related Blogs
- Obsolete & EOL Parts
- Now Showing! The Right Process For Verification IP Development
- The Arm Ecosystem: More than Just an Ecosystem, it's Oxygen for SoC Design Teams
- POWER FIRST - "Subduing The Power Management Storm"
- The design of the NoC is key to the success of large, high-performance compute SoCs