English
1-112Gbps Medium Reach (MR) and Very Short Reach (VSR) SerDes
Industry Expert Blogs
|
How to Optimize the ARM Cortex-M7 Using a Cadence Implementation FlowThe Fuller View Blog - Brian FullerOct. 08, 2014 |
The ARM Cortex-M7 processor is out, developed to address digital signal control markets that demand a blend of control and signal processing capabilities. The ARM Cortex-M7 has been designed with a wide variety of highly efficient signal-processing features to address the design demands of market applications such as next-generation vehicles, connected devices, and smart homes and factories.
In many of these end markets, engineering teams demand:
- Maximum performance within power budgets
- Maximum power savings targeting a given frequency
These are significant challenges to address, so how do we deal with them?
Related Blogs
- Ecosystem Collaboration Drives New AMBA Specification for Chiplets
- Intel Embraces the RISC-V Ecosystem: Implications as the Other Shoe Drops
- Extending Arm Total Design Ecosystem to Accelerate Infrastructure Innovation
- Let's Talk PVT Monitoring: Thermal Issues Associated with Modern SoCs - How Hot is Hot?
- The battery is dead; long live power management