Design Reuse Feedback | D&R Products | Site Map | Register | MyD&R
Search EETimes
Silicon IP Verification IP Software IP Wanted IP !!! Free Download IP Analytics (Restricted Access) FPGA Board / Kit Design Services Foundries Main IP/SoC Products Embedded Systems Design Platform / Structured ASIC Foundries FPGA / CPLD Fabless / IDM Deals Legal Business Financial Results People ESL Design Commentary / Analysis Main Silicon IP / SoC Verification IP FPGA / CPLD Embedded Systems Design Platform / Structured ASIC ESL Design ESL Design Standards & Best Practice Structured ASIC Verification IP Main On Cores Embedded Systems EDA Tools IP Cores Tool Demos D&R Partners Research / Market Reports Events Calendar Webcasts / Podcasts Online Bookstore
Home/Introduction Pratical Information Conference Program
Exhibition Program Committee Best IP Awards 2007
Exhibitor track [2] (Dec. 6, 8:15-10:45)
  • "Ultra-Low Power? Think Multi-ASIP SoC!" by Gert Goossens from Target Compiler Technologies

  • "EVE" by Luc Burgun

  • "Accelerating Product Development with IP Subsystems" by Rick Tomihiro from Mentor Graphics

  • "What's missing? An efficient intranet IP Reuse infrastructure" by Gabriele Saucier from Design And Reuse

  • "ASIC Prototyping with FPGAs" by Mike Dini from The Dini Group

  • "A Formal Verification Process to Ensure Error-free IP" by Michael Siegel from OneSpin Solutions

  • "Breaking the 10G Barrier" by Tony Pialis from Snowbush/Gennum

  • "Ansoft" by Rémy Fernandes