Design Reuse
Search


EETimes
Home/Introduction Pratical Information Conference Program
Exhibition Program Committee Best IP Awards 2007
Session: IP design 1 (Dec. 5, 13:30-14:45)

Moderated by:



Paolo Pezzati
Cadence

  • "FPGA based Complex System Designs: Methodology and Techniques" by Kodavalla Vijay Kumar from Wipro Technologies

  • "A FPGA-based solution for enforcing dependability and timeliness in CAN" by José Rufino from FCUL, Ricardo Pinto & Carlos Almeida from IST-UTL