Design Reuse
Search


EETimes
Home/Introduction Pratical Information Conference Program
Exhibition Program Committee Best IP Awards 2007
Session: NoC and interconnect (Dec. 6, 12:45-14:00)

Moderated by:



S. Murali
EPFL

  • "Placement of different type nodes in a Network-on-chip graph" by Elena Suvorova & Yuriy Sheynin from Saint-Petersburg University of Aerospace Instrumentation

  • "XB07: A Highly Reusable Crossbar Architecture for Multiprocessor System on Chip (MPSoC)" by Soeren Sonntag, Helmut Reinig, Stefan Linz, Frank Pitter & Martin Ruhwandl from Infineon Technologies

  • "An HDTV SoC based on a mixed circuit-switched / NoC interconnect architecture (STBus/VSTNoC)" by Ignazio Urzi, Claire Bonnet, Philippe D'Audigier & Olivier Sauvage from ST Microlectronics

  • "Performance verification methods developed for an HDTV Soc integrating a mixed circuit-switched / NoC interconnect (STBus/VSTNoC)" by Claire BONNET, Ignazio URZI, Philippe D'AUDIGIER & Olivier SAUVAGE from STMicroelectronics