IPESC
Home Conference Program Exhibition Advisory Board Press Group Practical Information


Panel: From Processors to FPGAs to SoCs ? what are the best solutions to program algorithms onto hardware?
Thursday December 3, 2009, 15:00 - 16:00 | Room: Auditorium

Microprocessor vendors are proposing low-power multicores, FPGA are now able to handle consumer and low-power designs while SoCs continue to offer the lowest cost, lowest power and highest performance but are hampered by design costs. The key question is how to find the best hardware to implement a given function and how to get that function on the hardware. Each of these solutions is coming from a totally different point of view but are equally pressured by cost, performance and power tradeoffs. The panel will address the applicability of these solutions and the evolution of the design methodology to a programming paradigm

Chairperson:

   

Jacques Benkoski
Venture Partner
USVP (Executive Chairman, Synfora)


Panelists:

   

Brent Przybus
Director of Product Marketing
Xilinx, Inc.
Brent Przybus is director of product marketing with responsibility for global product introductions and marketing campaigns for the company's current and next-generation flagship Virtex and Spartan FPGA products. Przybus joined Xilinx in 2001 and has over 15 years of marketing and engineering experience in the programmable logic industry. Prior to joining Xilinx, Przybus worked as an engineering manager in the advanced graphics and high-performance computation industries with Evans & Sutherland and LinuxNetworx, where he designed systems based on programmable logic to implement advance simulation environments and accelerators for data intensive computation. Przybus has authored, published and presented globally in conferences, journals, and trade publications.

Przybus holds a BS in computer engineering from the University of Utah in Salt Lake City, Utah and a MBA from Westminster College in Salt Lake City, Utah.

   

Christophe Bianchi
General Manager for Europe, Middle East and India
Synfora
Mr. Bianchi has responsibilities for sales and marketing activities in Europe, Middle East and India for Synfora. Before joining Synfora, he was most recently Sales Group Director at Cadence, with responsibility for the word-wide sales of products, IP and services to major semiconductor and system companies. Prior to that, he held previous positions as Director of Business Development - Europe, at Silicon Perspective Corp., Vice-President Marketing at Simplex Solutions Inc., and as Director of Marketing at Frequency Technology.

Mr. Bianchi holds an engineering diploma from the Ecole Centrale de Lyon and an MSc and PhD from the INSA (Institut National des Sciences Appliquées), France, and a joint MBA from Imperial College and University of London, UK.

   

Doug Amos
Business Development Manager, Solutions Marketing, Synplicity Business Group
Synopsys, Inc.
Doug Amos brings nearly 25 years of experience in the field of FPGA and ASIC design to his role as business development manager, solutions marketing at Synopsys. In this role, he is responsible for supporting multiple FPGA and DSP technologies, maintaining a broad view of all Synplicity Business Group device offerings and for general awareness of Synopsys within the European design community.

Prior to joining Synopsys, Mr. Amos held several positions at Synplicity, Inc., including director of European business development, Technical Director, and Synplicity’s first engineer in Europe.
Mr. Amos also held various consulting and engineering positions working with Actel, Altera, and Xilinx. He holds a honours degree in Electrical and Electronic engineering from the University of Bath, England and is a proud member of the IET.

   

Pascal Urard
System Design Director
ST Microelectronics
Pascal Urard joined STMicroelectronics in 1992 where he has been involved successively in test and engineering of mixed-signal ASICs, digital ASIC design, and architecture of signal processing ASICs in the domain of digital communications. In 2000, he joined ST’s Crolles Central CAD and Design Solutions, where he initiated a Matlab-2-RTL flow used internally in ST. In 2001 he initiated cooperation with EDA vendors to drive development of efficient High-Level Synthesis flows to fit designer needs. He is now System Design Director within Analog & Mixed Signals group, part of Technology R&D. System3D and Power Efficient solutions are part of his current focus.