Design Reuse Feedback | D&R Products | Site Map | Register | MyD&R
Search EETimes
Silicon IP Verification IP Software IP Wanted IP !!! Free Download IP Analytics (Restricted Access) FPGA Board / Kit Design Services Foundries Main IP/SoC Products Embedded Systems Design Platform / Structured ASIC Foundries FPGA / CPLD Fabless / IDM Deals Legal Business Financial Results People ESL Design Commentary / Analysis Main Silicon IP / SoC Verification IP FPGA / CPLD Embedded Systems Design Platform / Structured ASIC ESL Design ESL Design Standards & Best Practice Structured ASIC Verification IP Main On Cores Embedded Systems EDA Tools IP Cores Tool Demos D&R Partners Research / Market Reports Events Calendar Webcasts / Podcasts Online Bookstore
Home/Introduction
Program Committee
Exhibition
Conference Program
Pratical Information
Training & Tutorials

Around IP/SOC 2006

Training & Tutorials


Monday, 4 December 2006

09h30 - 18h30
TLM Standards Workshop
Organiser - ECSI Institute

Tuesday, 5 December 2006

09h00 - 11h00
Training Course on Formal Verification
Author - Huy Nam Nguyen (Meta Symbiose)

11h00 - 13h00
Free Tutorial - Nanometer MPSOC Design Using Configured Cores
Author - Steve Leibson (Tensilica, Inc.)

14h00 - 16h00
Free Training - The IP-XACT Technical Awareness Session by The SPIRIT Consortium
Host - Gary Delp, LSI Logic, Technical Director of The SPIRIT Consortium

16h30 - 18h30
Free Seminar – Next generation IP based Collaborative Platform
Author - Gabrièle Saucier (D&R)