Design Reuse
Search EETimes
Silicon IP Verification IP Software IP Wanted IP !!! Free Download IP Analytics (Restricted Access) FPGA Board / Kit Design Services Foundries Main IP/SoC Products Embedded Systems Design Platform / Structured ASIC Foundries FPGA / CPLD Fabless / IDM Deals Legal Business Financial Results People ESL Design Commentary / Analysis Main Silicon IP / SoC Verification IP FPGA / CPLD Embedded Systems Design Platform / Structured ASIC ESL Design ESL Design Standards & Best Practice Structured ASIC Verification IP Main On Cores Embedded Systems EDA Tools IP Cores Tool Demos D&R Partners Research / Market Reports Events Calendar Webcasts / Podcasts Online Bookstore
Home/Introduction
Program Committee
Exhibition
Conference Program
Pratical Information
Training & Tutorials

Design for Debug (DFD) and Design for Test (DFT)

 
Moderated by:



Anish Kumar
Dear Born Electronics India Bangalore
Panelists:



Anthony Berent, ARM


Pramesh Dahiya, Integramicro System Pvt Ltd



Doug Goodman, Ridgetop Group


Denis Rousseau
Temento



Michel Depeyrot
Dolphin Integration



The increasing complexity of embedded circuits and the reduced accessibility of modern packaging and advancing technologies bound the utility of accepted standards in-circuit debugging tools, such as in-circuit emulators for microprocessors and microcontrollers. However, this same trend enables the development of more complex products, which in turn require more powerful debugging tools. These conflicting demands could be met if the standard scan test infrastructures now common in most complex components were able to match the debugging requirements of design verification and prototype validation. The main debug requirements in the design of microprocessor-based applications and the feasibility of their implementation using the mandatory, optional and additional operating modes will be analyzed. Despite the hardware issues, the most complex challenges to multiple processor design are in software. At high severity issue is how to partition the code execution among the processor. This is a critical decision that should be made early in the system design cycle. An improper method of allocating execution shall eliminate any potential advantage of using more than one processor.