Design Reuse Feedback | D&R Products | Site Map | Register | MyD&R
Search EETimes
Silicon IP Verification IP Software IP Wanted IP !!! Free Download IP Analytics (Restricted Access) FPGA Board / Kit Design Services Foundries Main IP/SoC Products Embedded Systems Design Platform / Structured ASIC Foundries FPGA / CPLD Fabless / IDM Deals Legal Business Financial Results People ESL Design Commentary / Analysis Main Silicon IP / SoC Verification IP FPGA / CPLD Embedded Systems Design Platform / Structured ASIC ESL Design ESL Design Standards & Best Practice Structured ASIC Verification IP Main On Cores Embedded Systems EDA Tools IP Cores Tool Demos D&R Partners Research / Market Reports Events Calendar Webcasts / Podcasts Online Bookstore
Home/Introduction
Program Committee
Exhibition
Conference Program
Pratical Information
Training & Tutorials

"IP Protection - Provider Selection" Session

Moderated by Phil Dworsky, Synopsys
Dec. 6, 2006 - 17:00-18:00
  • "A Security Tagging Scheme for Application Specific Intellectual Property Cores" by Carol Marsh from iSLI / Algotronix & Tom Kean from Algotronix

  • "Protecting IP in a Modern Design Flow" by Dan Moritz from Virage Logic & Saverio Fazzari

  • "High Performance Connectivity IP – Avoiding Pitfalls When Selecting An IP Vendor" by Navraj Nandra from Synopsys