Design Reuse Feedback | D&R Products | Site Map | Register | MyD&R
Search EETimes
Silicon IP Verification IP Software IP Wanted IP !!! Free Download IP Analytics (Restricted Access) FPGA Board / Kit Design Services Foundries Main IP/SoC Products Embedded Systems Design Platform / Structured ASIC Foundries FPGA / CPLD Fabless / IDM Deals Legal Business Financial Results People ESL Design Commentary / Analysis Main Silicon IP / SoC Verification IP FPGA / CPLD Embedded Systems Design Platform / Structured ASIC ESL Design ESL Design Standards & Best Practice Structured ASIC Verification IP Main On Cores Embedded Systems EDA Tools IP Cores Tool Demos D&R Partners Research / Market Reports Events Calendar Webcasts / Podcasts Online Bookstore
Home/Introduction
Program Committee
Exhibition
Conference Program
Pratical Information
Training & Tutorials

"Protoyping" Session

Moderated by Bill Martin, Mentor Graphics
Dec. 7, 2006 - 11:15-12:30
  • "FPGA Prototyping of Complex SoCs: RTL code migration and debug strategies" by Kodavalla Vijay Kumar & Singh Devendra Bahadur from Wipro Technologies

  • "Fast Virtual Prototyping for early software design and verification" by Amit Garg from CoWare

  • "Practical Applications of Data Abstraction Techniques for Embedded Systems Debug" by George Bakewell from Novas Software, Inc. & Charles Janac from Arteris