Upgraded PUF-based Crypto Coprocessor (Compliant with TLS 1.3 / FIPS 186-5)
Austria's NewLogic receives certification for Bluetooth IP cores
Austria's NewLogic receives certification for Bluetooth IP cores
By Semiconductor Business News
January 3, 2001 (2:18 p.m. EST)
URL: http://www.eetimes.com/story/OEG20010103S0018
LUSTENAU, Austria -- Austria's NewLogic Technologies AG here announced it has completed the qualification phase of its intellectual-property (IP) cores for Bluetooth-enabled applications. This is believed to be the first Bluetooth-based IP cores to be certified in the market, enabling them to interoperate with other chips and systems in this arena, said Gianmaria Mazzucchelli, managing director of NewLogic. NewLogic offers three Bluetooth-based IP cores. The company's Boost family of IP products include a software protocol stack and a CMOS-based radio-frequency (RF) device. These IP elements, when combined with a suitable microcontroller core, permit theimplementation of a single chip Bluetooth solution using industry standard CMOS process technologies. "Our Boost IP products enable designers to integrate Bluetooth functionality into their ASIC and ASSP based products with a minimum of risk," said Hans-Peter Metzler, president and chief executive of NewLogic.
Related News
- Imagination's Ensigma communications IP receives Wi-Fi CERTIFIED ac certification and Bluetooth Smart qualification
- Semitech's Multi-Mode PLC Platform Receives G3-PLC Certification
- Synopsys' Silicon-Proven DesignWare HDMI IP Receives HDMI 2.0 Certification
- Brite's USB 2.0 OTG PHY Implementation Using SMIC 0.11um Process Receives USB-IF Certification
- Gennum's Snowbush IP Group Receives SATA-IO Certification Revision 3.0 at 6Gb/s
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
Most Popular
- Intel and Arm Team Up to Power Startups
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- Renesas Introduces Industry's First General-Purpose 32-bit RISC-V MCUs with Internally Developed CPU Core
- SmartSoC Solutions Joins TSMC Design Center Alliance to Boost Semiconductor Innovation in India
E-mail This Article | Printer-Friendly Page |