Synfora introduces Aspen architecture
EE Times: Synfora introduces Aspen architecture | |
Dylan McGrath (04/19/2005 8:54 PM EDT) URL: http://www.eetimes.com/showArticle.jhtml?articleID=160905423 | |
SAN FRANCISCO Synfora Inc. has introduced a configurable embedded processor designed to drive application engines that implement key functionality in system-on-chips (SoCs). Synfora said the configurable embedded processor, known as the Aspen architecture, would be a major component of the company's second applications engine synthesis product, which is due out sometime this year. In March 2004, Synfora (Mountain View, Calif.) introduced its first applications engine synthesis tool, Pico Express, calling it the industry's first "algorithm-to-tapeout" synthesis tool. The Pico Express technology is based on Hewlett Packard Co.'s research labs' Program In, Chip-Out (Pico) project. Synfora said application engine synthesis is designed for the complex algorithms typically found in multimedia, imaging, wireless and security applications. Applications engine synthesis willleverage the Aspen processors, integrated with networks of hardware accelerators, to cut the cost and time required for SoC design by at least 50 percent, the company said. The company said the initial release of the Aspen architecture would support a wide range of capabilities across many applications with different power, price and performance points. "The Aspen architecture represents a major milestone in Synfora's development of application engine synthesis for SoC and system-level design," said Synfora CEO Simon Napper, in a statement. Synfora plans a demonstration of the Aspen architecture during the upcoming Design Automation Conference, June 13-17, in Anaheim, Calif.
| |
- - | |
Related News
- CEVA Introduces New AI Inference Processor Architecture for Edge Devices with Co-processing Support for Custom Neural Network Engines
- Verne Global introduces Arm architecture via Marvell ThunderX2 processor-based servers to hpcDIRECT
- MIPI Alliance Introduces MIPI Discovery and Configuration (DisCo) Base Architecture and Class Specifications
- Marvell Introduces Industry's First Hyper-Scale Quad ARM Cortex-A72 and Dual Cortex-A53 Based Chips on Marvell's Revolutionary MoChi and FLC Architecture
- Sonics Introduces Semiconductor IP Industry's First Power Management Solution Combining Fine-Grain Partitioning and Autonomous Control
Breaking News
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
- Controversial former Arm China CEO founds RISC-V chip startup
- Fundamental Inventions Enable the Best PPA and Most Portable eFPGA/DSP/SDR/AI IP for Adaptable SoCs
- Cadence and TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
- Numem at the Design & Reuse IP SoC Silicon Valley 2024
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Qualitas Semiconductor Appoints HSRP as its Distributor for the China Markets
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
E-mail This Article | Printer-Friendly Page |