1-112Gbps Medium Reach (MR) and Very Short Reach (VSR) SerDes
ST to 're-deploy' 1,000 engineers amid Q1 losses, CapEx cuts
EE Times: ST to 're-deploy' 1,000 engineers amid Q1 losses, CapEx cuts | |
Mark LaPedus (04/26/2005 7:46 PM EDT) URL: http://www.eetimes.com/showArticle.jhtml?articleID=161600610 | |
SAN JOSE, Calif. Seeking to reduce its costs, STMicroelectronics Inc. on Tuesday (April 26) announced plans to "re-deploy" some 1,000 engineers amid a loss and sluggish sales for the first quarter of 2005. The company, which is slashing its capital spending budget for 2005, also announced other cost-cutting measures, including a plan to migrate a portion of memory-wafer output to Asia. Moreover, it continues expense-reduction initiatives, such as the consolidation of certain general and administrative functions as well as the closure of several non-manufacturing sites. In January,, STMicroelectronics said that it planned to take a $60 million impairment charge for scaling back its efforts in the DSL modem, cellular-phone chipset, and other non-strategic chip markets. It would also accelerate its cost reduction initiatives, including a plan to consolidate certain functions within the company. The company has apparently made good on its promises in an effort to cut costs, including the re-deployment of a 1,000 engineers. "With our significant R&D resources and deep talent pool, we believe our product objectives can be accomplished through better focus and by selectively reallocating research and development resources to higher priority product categories," said Carlo Bozotti, president and chief executive of STMicroelectronics (Geneva), in a statement on Tuesday. "Therefore, in order to accelerate our R&D programs, we are redeploying approximately 1,000 engineers, representing 10 percent of ST's R&D workforce, from non-core programs, including FPGA and third-party design services, and from CPE modem and GSM chipset activities," he said. As a result of the restructuring initiatives underway, the company incurred a higher-than-expected $78 million covering impairment, restructuring charges, and other related closure costs during the first quarter. For the 2005 first quarter, the company reported an operating loss of $68 million, and a net loss of $31 million or minus $0.03 per diluted share. This compares to a profit of $77 million, or $0.08 per share, in the like period a year ago. Net revenues for the first quarter were $2.083 billion, down 10.5 percent sequentially from the $2.328 billion reported in the prior quarter, and 2.6 percent above the $2.029 billion reported in last year's first quarter. The company noted that revenue performance was at the lower end of its guidance range as somewhat stronger seasonal factors and price pressure impacted several of the company's application markets. Bozotti painted a mixed picture in terms of the company's outlook. "We are beginning to see signs of improvement in certain segments of the marketplace: the first indications of increased order flow from the distribution market, as well as a pattern of strengthening in wireless. However, we still see strong price pressure in several markets, notably memory," he said. "Looking ahead, with the present order visibility, we expect sales to grow sequentially in the range of minus 1 percent to 7 percent," he said. For 2005, the company reconfirmed capital spending plans of $1.5 billion, compared to $2.0 billion in 2004.
| |
- - | |
Related News
- The industry's first RISC-V IoT security chip, "Towngas Chip", had sold over 1,000,000 pieces
- Synopsys Helps Advance IBM's Vision of 1,000 Times Improvement in AI Compute Performance during the Coming Decade
- TSMC Cuts Capex by $1 Billion
- Chips&Media to Exhibit at the 1'st TSMC OIP Ecosystem Forum
- Tower Semiconductor Begins Production of Biomorphic's 2.0 and 1.3-Megapixel CMOS Image Sensors for Cell Phones
Breaking News
- Cadence and TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
- Numem at the Design & Reuse IP SoC Silicon Valley 2024
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- TSMC Celebrates 30th North America Technology Symposium with Innovations Powering AI with Silicon Leadership
- Keysight, Synopsys, and Ansys Deliver Radio Frequency Design Migration Flow to TSMC's N6RF+ Process Node
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Qualitas Semiconductor Appoints HSRP as its Distributor for the China Markets
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
E-mail This Article | Printer-Friendly Page |