Upgraded PUF-based Crypto Coprocessor (Compliant with TLS 1.3 / FIPS 186-5)
IP core handles soft errors
IP core handles soft errors
By Chris Edwards, EE Times UK
December 1, 2000 (8:34 a.m. EST)
URL: http://www.eetimes.com/story/OEG20001201S0015
Iroc Technologies has developed what it reckons is the first intellectual property (IP) core to handle soft errors caused by alpha radiation. Based on the Sparc version 8 architecture, the IP contains protection elements for memory cells and logic. The core has been put into a test chip made by STMicroelectronics on a 0.25µm. It runs at up to 100MHz. Dr Michael Nicolaidis, Iroc's chief technical officer, says the core has more than 98% soft error coverage and is cheaper to implement than designs based on traditional techniques that depend on duplicate processing elements. Eric Dupont, CEO, added: "In developing this processor using a commercial standard-cell library, we have proven that our methodology is the first cost-effective solution to deal with the soft errors issue in commodity systems."
Related News
- DIAMOND Project to Provide Integrated Diagnosis and Correction for Spec, Design and Soft Errors
- Soft errors become hard truth for logic
- iRoC launches radiation test shuttle service for soft errors
- Achronix FPGAs Add Support for Bluespec's Linux-capable RISC-V Soft Processors to Enable Scalable Processing
- proteanTecs to Present in Open Compute Project (OCP) Webinar on Silent Data Errors for Resilient Data Centers
Breaking News
- China's Intel, AMD Ban Helps Local Rivals, Analysts Say
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
Most Popular
- Intel and Arm Team Up to Power Startups
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- Renesas Introduces Industry's First General-Purpose 32-bit RISC-V MCUs with Internally Developed CPU Core
- SmartSoC Solutions Joins TSMC Design Center Alliance to Boost Semiconductor Innovation in India
E-mail This Article | Printer-Friendly Page |