Small-size ISP (Image Signal Processing) IP ideal for AI camera systems.
ARM Recipient of Synopsys Fifth Annual Tenzing Norgay Interoperability Achievement Award
DESIGN AUTOMATION CONFERENCE, Anaheim, Calif. – June 15, 2005 - Synopsys, Inc. (Nasdaq:SNPS), a world leader in semiconductor design software and interoperability, today presented to ARM, the fifth annual Tenzing Norgay electronic design automation (EDA) Interoperability Achievement Award. The award recognizes ARM's collaborative EDA contributions, which include long-term support of the Liberty™ standard format; its standard proposals to the Structure for Packaging, Integrating and Re-using IP within Tool-flows (SPIRIT) Consortium; its efforts in establishing a reference verification methodology based on SystemVerilog; and its drive to establish reference methodologies (RM) for implementing ARM® microprocessors, including ARM Intelligent Energy Manager (IEM) technology, in silicon. ARM was formally recognized today at the Synopsys Interoperability Breakfast event at the 42nd Design Automation Conference (DAC).
"We are honored to accept the Tenzing Norgay Interoperability Achievement Award in recognition of our ongoing contributions," said Neal Carney, VP of Marketing, Physical IP, ARM. "The goal of our collaborations is to make ARM IP easy to use in every chip design and to support/create industry standards, to promote advanced solutions and to reduce the cost of system-on-chip design. Through our participation in supporting established and emerging standards like Liberty, SPIRIT, and SystemVerilog, and through our efforts in establishing reference methodologies including the RM extensions for IEM low-power technology, we help make available to our customers cost-effective, integrated, yet highly flexible IC design options."
ARM is committed to interoperability and continually shows its dedication by supporting the widely used Liberty format, including advanced modeling. The ARM co-authored SystemVerilog Verification Methodology Manual, describes advanced verification techniques using SystemVerilog. As a key member of the SPIRIT Consortium, ARM has developed standards for IP descriptions as well as tools that increase automation levels and cut costs while improving ease-of-use and increasing flexibility in IP selection and integration. ARM also jointly developed with Synopsys a low-power RM for implementing ARM IEM technology-enabled processors, validated with the ARM Artisan® Metro™ low-power multi-voltage-enabled library, that can reduce ARM processor energy consumption by up to 60 percent.
"Interoperability plays a key role in elevating designers to a higher level of productivity, just as Tenzing Norgay's efforts facilitated the first ascent to the top of Mount Everest," said Rich Goldman, vice president, Strategic Alliance at Synopsys. "We recognize that successful EDA interoperability is a result of contributions and collaboration such as ARM has demonstrated. Their standard-compliant IP and Liberty format interoperable solutions complement the efforts from Synopsys and other companies who continue to push for even greater magnitudes of interoperability."
About the Tenzing Norgay Interoperability Achievement Award
The Tenzing Norgay EDA Interoperability Achievement Award was established by Synopsys to recognize EDA providers who collaborate on interoperable design flows that benefit the user community. The award is presented annually to an EDA company that has surpassed common levels of interoperability, has contributed to overall industry advancement, and has helped provide a new view of the future for EDA interoperability. Named for the crucial role that Sherpa Tenzing Norgay played in the first successful attempt to reach the summit of Mount Everest in 1953, the EDA Interoperability Achievement Award recognizes achievements that are critical to a designer's success.
About Synopsys
Synopsys, Inc. is a world leader in EDA software for semiconductor design. The company delivers technology-leading semiconductor design and verification platforms and IC manufacturing software products to the global electronics market, enabling the development and production of complex systems-on-chips (SoCs). Synopsys also provides intellectual property and design services to simplify the design process and accelerate time-to-market for its customers. Synopsys is headquartered in Mountain View, California and has offices in more than 60 locations throughout North America, Europe, Japan and Asia. Visit Synopsys online at www.synopsys.com.
Synopsys is a registered trademarks and Liberty is a trademark of Synopsys, Inc. All other trademarks or registered trademarks mentioned in this release are the intellectual property of their respective owners.
ARM is a registered trademark of ARM Limited. Metro is a trademark of ARM Limited. Artisan and Artisan Components are registered trademarks of ARM Physical IP, Inc. All other brands or product names are the property of their respective holders. "ARM" is used to represent ARM Holdings plc; its operating company ARM Limited; and the regional subsidiaries ARM INC.; ARM KK; ARM Korea Ltd.; ARM Taiwan; ARM France SAS; ARM Consulting (Shanghai) Co. Ltd.; ARM Belgium N.V.; AXYS Design Automation Inc.; AXYS GmbH; ARM Embedded Technologies Pvt. Ltd.; and ARM Physical IP, Inc.
|
Synopsys, Inc. Hot Verification IP
Related News
- TSMC Honors ARM with Partner Award for Fifth Consecutive Year
- Synopsys Delivers Seamless Interoperability for Semiconductor Design Ecosystem with New Synopsys Cloud OpenLink Program
- Arm and Synopsys Strengthen Partnership to Accelerate Custom Silicon on Advanced Nodes
- Synopsys Demonstrates Industry's First Interoperability of PCI Express 6.0 IP with Intel's PCIe 6.0 Test Chip
- Synopsys and Arm Strengthen Collaboration for Faster Bring-Up of Next-Generation Mobile SoC Designs on the Most Advanced Nodes
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
Most Popular
- Intel and Arm Team Up to Power Startups
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- Renesas Introduces Industry's First General-Purpose 32-bit RISC-V MCUs with Internally Developed CPU Core
- SmartSoC Solutions Joins TSMC Design Center Alliance to Boost Semiconductor Innovation in India
E-mail This Article | Printer-Friendly Page |