1-112Gbps Medium Reach (MR) and Very Short Reach (VSR) SerDes
NEC plans to use Tensilica's DSP engine in system-level ICs
NEC plans to use Tensilica's DSP engine in system-level ICs
By Semiconductor Business News
November 15, 2000 (8:54 a.m. EST)
URL: http://www.eetimes.com/story/OEG20001115S0003
SANTA CLARA, Calif.--Tensilica Inc. here today said NEC Corp. has opted to upgrade its licensing agreement with the company to gain access to new Xtensa III processor core technology and the Vectra digital signal processor (DSP) engine. Six months ago, NEC began implementing system-on-chip designs using Xtensa technology, and the result encouraged the Japanese company to extend its licensing agreement to cover the new DSP engine, said Bernie Rosenthal, vice president of marketing and business development at Tensilica. Makoto Tazaki, general manager of NEC's Network Node Division, said his company has used Tensilica's cores to implement custom processors for next-generation communication products and now design teams will be able to accelerate their development cycles with the Vectra DSP engine. During June, Tensilica disclosed the Vectra DSP technology, saying it was capable of executing around 400 million floating point operations per second (MFLOPS). The DSP engine requires just 25,000 gates of logic, taking up 1.2-to1.5 square millimeters of die space using a 0.18-micron process, according to the three-year-old Santa Clara company (see June 14 story). Separately, Tensilica today announced a licensing agreement with the Media-Centric Low-Power LSI Design Project at Osaka University and Kyoto University. The project will use the Tensilica's processor generator for the development of a variety of advanced video and audio processing systems for mobile systems applications. To date, Tensilica has inked licensing pacts with Cisco, Fujitsu, NEC, Galileo Technology, NTT, Berkeley Wireless Research Center, Onex Communications, TranSwitch, and Zilog.
Related News
- Agilent Technologies' New Electronic System-Level EDA Platform Helps Algorithm Developers, System Architects Cut Design Time in Half
- Actel's Innovative SmartDesign Functionality Eases System-Level Design
- Tensilica's ConnX Baseband Engine DSP Core Successfully Deployed by NXP Semiconductors
- HiSilicon, a Division of Huawei, Extends License of Tensilica's IP Cores, ConnX Baseband Engine, and HiFi Audio DSP for LTE Base Stations and Handsets
- Intilop (formerly Intelop) corporation's TCP Offload engine IP solution delivers amazing TCP/IP throughput as reported by customers in system level performance testing
Breaking News
- Numem at the Design & Reuse IP SoC Silicon Valley 2024
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- TSMC Celebrates 30th North America Technology Symposium with Innovations Powering AI with Silicon Leadership
- Keysight, Synopsys, and Ansys Deliver Radio Frequency Design Migration Flow to TSMC's N6RF+ Process Node
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Qualitas Semiconductor Appoints HSRP as its Distributor for the China Markets
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
E-mail This Article | Printer-Friendly Page |