MIPI C-PHY v1.2 D-PHY v2.1 TX 2 trios/2 Lanes in TSMC (16nm) for Automotive
SoC collaboration network signs agreement with CSIP
EE Times: Latest News SoC collaboration network signs agreement with CSIP | |
(08/26/2005 1:34 PM EDT) URL: http://www.eetimes.com/showArticle.jhtml?articleID=170100778 | |
SAN FRANCISCO — Design and Reuse (D&R), a global collaboration network for sharing system-on-chip (SoC) design resources, said Friday that it has formed a partnership with China Software and Integrated Circuit Platform (CSIP). The agreement includes a secure entry portal from CSIP to D&R. The agreement also includes a cooperation plan for completing a database, enhancing provider visibility, organizing common events and training. "I am delighted to see that intellectual property in electronic design contributes to create a connected world," said Gabriele Saucier chair of D&R, in a statement. "We hope to open more market opportunities to D&R partner companies and enlarge the community of 37,000 registered users of our portal." Yanhui Wang, general manager of CSIP's IC business division, said the agreement with D&R would contribute to establishing appropriate links between CSIP and mature SoC players. CSIP is an institution through which the Chinese government guides the development of the software and IC industries and provides resources and technical services for innovation. D&R is partly owned by CMP Media LLC, which also owns EE Times.
| |
All material on this site Copyright © 2005 CMP Media LLC. All rights reserved. Privacy Statement | Your California Privacy Rights | Terms of Service | |
Related News
- Mentor Graphics Signs Multi-year Agreement with ARM for Early Access to ARM IP to Accelerate SoC Verification, Implementation and Testing
- Synopsys Signs Multiyear Collaboration Agreement with ARM for Early Software Development for ARMv8 Processors
- Intel Corporation Signs $20 Million Multi-Year License Agreement for Sonics System IP for SoC Platform Initiatives
- ChipX Purchases OKI's U.S. ASIC Business Assets and Signs Business Collaboration Agreement
- Toshiba Signs Comprehensive Agreement To Use ARM PrimeCell IP In High Performance SoC Design
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
- Efinix Rolls Out Line of FPGAs to Accelerate and Adapt Automotive Designs and Applications
Most Popular
- Qualitas Semiconductor and Ambarella Sign Licensing Agreement
- ZeroPoint Technologies Signs Global Customer to Bring Hardware-Accelerated Compression to Hyperscale Data Centers
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- Intel and Arm Team Up to Power Startups
- Alphawave Semi and InnoLight Collaborate to Demonstrate Low Latency Linear Pluggable Optics with PCIe 6.0® Subsystem Solution for High-Performance AI Infrastructure at OFC 2024
E-mail This Article | Printer-Friendly Page |