 |
Denali's Blueprint Product Supports SPIRIT 1.1 Specification
PALO ALTO, Calif., November 17, 2005 -- Denali Software today announced that its Blueprint™ product supports The SPIRIT Consortium's 1.1 specification for packaging of Intellectual Property (IP). Blueprint is an electronic system level (ESL) tool used by hardware and software engineers to automate the creation and management of control registers and all associated models, design views and documentation. By automatically generating or reading the XML schema provided in the SPIRIT specification, Blueprint enables consistent specification and management of the control register space in chip designs and third-party IP blocks, speeding the development of hardware and software for system-on-chip (SoC) designs. The Blueprint product is available now for evaluation at: http://www.denali.com/blueprint Denali is a contributing member of The SPIRIT Consortium, a global organization focused on establishing multi-faceted IP/tool integration standards that drive sustainable growth in electronic design. The SPIRIT 1.1 specification defines an XML-based format that enables designers to use tools that conform to the SPIRIT specification to speed IP integration and increase design efficiency for large SoC designs. "It's great to see support for The SPIRIT Consortium in Denali's Blueprint product," says Ralph von Vignau, chairman of The SPIRIT Consortium. "Tools like Blueprint that conform to the specifications provided by The Consortium add to the organization's growing momentum and make it increasingly valuable for designers to embrace the specifications and see real gains in productivity for complex SoC design." "I am very much a champion of reuse methodologies for SoC design and verification, and we actively enable this through all the Denali products," adds Sean Smith, chief verification officer at Denali. "The SPIRIT Consortium is making a valuable contribution to reuse by enabling an industry standard description for IP. By supporting The SPIRIT Consortium specifications in Blueprint, we are enabling SoC designers and IP providers to read and write XML that conforms to the SPIRIT specification, and automatically generate the various views for design, verification, and documentation. This type of functionality provides real and immediate value in any SoC design flow." About Denali Blueprint For design, Blueprint produces synthesizable Verilog, SystemVerilog or VHDL code for control registers and also generates Open Verification Library (OVL) assertions that ensure the correct operation of the register and generated logic. For functional verification, Blueprint outputs models of the registers for use in C/C++, SystemC, OpenVERA, 'e', Verilog, and SystemVerilog. For software, Blueprint generates headers, classes with access methods and a complete Hardware Abstraction Layer (HAL) to enable software developers to be productive as soon as the architecture is defined and isolate them from low-level design changes. Additionally, Blueprint generates test cases for pre- and post-silicon validation of the generated logic. For documentation, Blueprint outputs files compatible with user templates for Framemaker, MS-Word, HTML, XML or SGML based documentation. About Denali
|
| |||||||||||||||||
