Small-size ISP (Image Signal Processing) IP ideal for AI camera systems.
Recore Systems launches with reconfigurable core
(01/25/2006 4:05 PM EST)
LONDON — Recore Systems BV is a startup company formed by researchers into reconfigurable technology at the University of Twente at Enschede. Recore (Enschede, The Netherlands) was founded by Paul Heysters, Gerard Rauwerda and Lodewijk Smit, late in 2005 but it has already signed up Atmel Corp. as a licensee according to an online report.
Atmel is said to be working on a chip for digital radio that makes use of four of Recore’s Montium processor tiles, according to a Bits and Chips report that could be found here when this story was first posted.
The Montium processor is based on coarse-grained reconfigurable technology developed by the three founders while studying at the university. The technology includes, besides a processing core, other hardware modules, program development tools and application designs. The program development tools for the Montium core comprise the Synsation compiler, the Simsation simulator and the Insation editor.
E-mail This Article | Printer-Friendly Page |
|
Related News
- Recore Systems Selects Synopsys' Galaxy Implementation Platform for Reconfigurable SoC Development
- Xilinx Launches First High-Density, Rad-Hard Reconfigurable FPGA For Space Applications
- Lightspeed Launches Reconfigurable IP Technology Offering
- RF Engines Launches ChannelCore64 - achieving 64 reconfigurable DDC channels in one FPGA
- Elixent launches next generation Reconfigurable Algorithm Processor technology
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
Most Popular
- Intel and Arm Team Up to Power Startups
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- Renesas Introduces Industry's First General-Purpose 32-bit RISC-V MCUs with Internally Developed CPU Core
- SmartSoC Solutions Joins TSMC Design Center Alliance to Boost Semiconductor Innovation in India