Semi industry reconstruction to launch in Japan
Semi industry reconstruction to launch in Japan
By Yoshiko Hara, EE Times
September 22, 2000 (5:40 p.m. EST)
URL: http://www.eetimes.com/story/OEG20000922S0021
TOKYO The Electronic Industries Association of Japan (EIAJ) is poised to launch a five-year program to support the struggling Japanese semiconductor industry, including design and process technologies required for system-on-chip products. The Asuka program will consolidate a number of existing semiconductor research programs and is expected to be funded to the tune of about $717 million over five years, said a source familiar with the EIAJ announcement, which was expected late this week. Funding comes from private industry. The plan is based in part on cooperation with the Super Clean Room project led by the Ministry of International Trade and Industry (MITI). MITI will build the advanced clean room by March 2002 and rent out a portion of the space to private research projects, including extreme-ultraviolet (EUV) and electron-beam lithography development projects. The Super Clean room will function as the base not only for MITI's fund amental technology research but also for Asuka. The Asuka project was proposed by the Semiconductor in the New Century Committee (SNCC), chaired by Tsugio Makimoto, a longtime Hitachi Ltd. executive who is soon to become an adviser to Sony Corp. The clean room will be built in Tsukuba, the "science city" north of Tokyo, at the site of a MITI affiliate agency. MITI has budgeted about $165 million to build a clean room large enough from 3,000 to 4,000 square meters to accommodate the Asuka-supported research projects funded by the participating companies. "MITI's fundamental research projects will use about 1,000 square meters. So we are planning to rent the remaining space for R&D activities of the private sector," said Takeshi Kawamoto, deputy director of MITI's industrial electronics division. MITI is expected to invite companies and groups doing research in Japan to also join in. In addition, a privately funded consortium to establish 300-mm wafer-manufacturing technology, the Se miconductor Leading Edge Technologies (Selete), is planning to move from its current base in a rented portion of a Hitachi research lab in Yokohama to the Super Clean room in Tsukuba. Selete is one of two joint research organizations that will be reformed and reinforced under Asuka. The other is Semiconductor Technology Academic Research Center (Starc), which supports joint research between universities and industry. MITI is supporting a number of other semiconductor-related research projects that will also move to the Super Clean room. For this year, MITI has appropriated about $42 million for research for the 70-nanometer (0.7-micron) technology node expected to debut in 2005 and the subsequent 50-nm node coming in 2007. The project extends over seven years and involves materials, process, measurement, analysis and diagnostic techniques. Another $14 million will go toward a three-year research project related to IC production equipment. For development of EUV and electron-beam direct-write lithog raphy, MITI has earmarked $20 million. All those projects will move to the Super Clean room, which MITI sees functioning as the bridge for collaboration between government, the private sector and universities. To stop decline The increased support for cooperative research stems from Japan's decades-long decline. In the mid '80s Japan surpassed the United States in semiconductor production, but throughout the '90s, competition from Taiwan, Korea and Western nations has intensified to the point where Japan-based companies now hold less than a 30 percent share of worldwide production. "The situation for Japan is very difficult, almost critical, if we continue to lose our competitiveness in semiconductors," said Makimoto. "Our mindset, our ways of thinking, have to change if we are to recover." The SNCC issued a proposal in March on how to reform and reconstruct Japan's semiconductor industry. It proposed that companies share basic technologies such as fine-geometry process tech nology of less than 100 nm. "This kind of technology will be a common platform for manufacturers to use for system-on-chip ICs," Makimoto said. "We want to concentrate on basic common technologies, to be developed jointly, so that we can save on total costs. Individual product strategies should be created by each company."
Related News
- China's Semi Capex Forecast to be Larger than Europe and Japan Combined in 2018
- Alphawave Semi Audited Results for the Year Ended 31 December 2023
- Alphawave Semi: FY 2023 and 2024 YTD Trading Update and Notice of Results
- Alphawave Semi and InnoLight Collaborate to Demonstrate Low Latency Linear Pluggable Optics with PCIe 6.0® Subsystem Solution for High-Performance AI Infrastructure at OFC 2024
- 300mm Fab Equipment Spending Forecast to Reach Record $137 Billion in 2027, SEMI Reports
Breaking News
- Numem at the Design & Reuse IP SoC Silicon Valley 2024
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- TSMC Celebrates 30th North America Technology Symposium with Innovations Powering AI with Silicon Leadership
- Keysight, Synopsys, and Ansys Deliver Radio Frequency Design Migration Flow to TSMC's N6RF+ Process Node
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Qualitas Semiconductor Appoints HSRP as its Distributor for the China Markets
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
E-mail This Article | Printer-Friendly Page |