MIPI C-PHY v1.2 D-PHY v2.1 TX 2 trios/2 Lanes in TSMC (16nm) for Automotive
Structured ASICs Not Dead
Electronic News
Representing a further sharpening of the company’s overall strategy, LSI Logic Monday announced it would be focusing the company on storage and consumer related markets represeting a shift away from being a broad-based ASIC supplier. As a result, LSI is discontinuing RapidChip development, according to CEO and president Abhi Talwalkar during a conference call.
Bryan Lewis, VP and chief analyst for Semiconductor Research told Electronic News of LSI’s move that, “Clearly it is a major impact on the structured ASIC market.”
At the same time, he made clear that this move doesn’t mean the structured ASIC approach is dead, and is revising his forecast to reflect this change.
“This was always a niche but it is clear it was nice in terms of design starts with lower NRE. But big customers control the market are not as concerned about NRE – they want performance with smaller die size,” he continued.
Previously, Lewis predicted structured ASICs would grow from 1 percent of total ASIC revenue in 2005 to 5 percent of total ASIC revenue in 2008, noting that current market data suggests 2005 will come in slightly below the forecast.
Related News
- Structured ASICs not just for small chip players
- Foundries not dead, just evolving, says Globalfoundries CEO
- eASIC Integrates Front-End from Interra to Accelerate Deployment of Nextreme Structured ASICs
- eASIC and Avnet ASIC Israel (AAI) Partner to Support Increasing Demand for Structured ASICs in Israel
- eASIC and CAST Announce the Availability of H.264 Multi-Channel Baseline Video Encoder Core for NextremeTM Structured ASICs
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
Most Popular
- Qualitas Semiconductor and Ambarella Sign Licensing Agreement
- ZeroPoint Technologies Signs Global Customer to Bring Hardware-Accelerated Compression to Hyperscale Data Centers
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- Intel and Arm Team Up to Power Startups
- Alphawave Semi and InnoLight Collaborate to Demonstrate Low Latency Linear Pluggable Optics with PCIe 6.0® Subsystem Solution for High-Performance AI Infrastructure at OFC 2024
E-mail This Article | Printer-Friendly Page |