Camera SLVS-EC v.2.0 5.0Gbps / MIPI D-PHY v2-1 4.5Gbps combo Receiver 4-Lane
Digital Core Design Announces Availability of a New Improved DFPMU Floating Point Coprocessor
The DFPMU is a Floating Point Coprocessor, designed to assist CPU in performing the floating point mathematical computations. The DFPMU directly replaces C software functions, by equivalent , very fast hardware operations, which significantly accelerate system performance. It neither doesn’t requires any programming, nor modifications made in main software. Everything is done automatically during software compilation by the DFPMU C Driver.
DFPMU was designed to operate with DCD’s DP8051/DP80390 microcontrollers, but can also operate with any other 8-, 16- and 32-bit processor. Drivers for all popular 8051 C compilers are delivered together with the DFPMU package.
DFPMU uses the specialized CORDIC and standard algorithms to compute math functions.
The DFPMU executes 15 operations in such groups as:
- arithmetic functions,
- trigonometric functions,
- comparison functions,
- data conversion.
Each floating point function can be turned on/off at configuration level providing the flexible scalability of DFPMU module. It allows to save silicon space and provides exact configuration required by certain application.
DFPMU is a technology independent design that can be implemented in a variety of process technologies.
The DFPMU can improve the 8051 based system performance up to 162 times, compared to the same application, running on the standard 80C51, without coprocessor.
New DFPMU can be used in such applications as:
- math coprocessors
- DSP algorithms
- embedded arithmetic coprocessor
- fast data processing & control.
About Digital Core Design
DCD is a private Intellectual Property (IP) Core provider and System-on-Chip (SoC) design house, an expert in IP cores architecture improvements. DCD sells its products and services directly and through its global distribution network. DCD offers VHDL and Verilog high performance and synthesizable IP cores for a speed optimized 8-, 16- and 32-bit processors, peripherals, serial interfaces, floating point arithmetic units and coprocessors. The functionality of IP solutions offered by DCD were up to date appreciated by over 200 licenses sold to over 150 customers worldwide, such as: INTEL, SIEMENS, PHILIPS, TOYOTA, MAXIM, RAYTHEON, OSRAM, GENERAL ELECTRIC, FARADAY, SAGEM, FLEXTRONICS and GOODRICH. DCD also became a member of first-class branch partner programs like: AMPP of ALTERA, AllianceCORE of XILINX, ispLeverCORE Connection of LATTICE and IP Catalyst of SYNOPSYS. For more information, please visit: www.dcd.pl.
|
Digital Core Design Hot IP
Related News
- Digital Core Design today announces the release of a Double Precision Floating Point Coprocessor
- Cortus Announces the General Availability of a RISC-V Processor Family - from Low End Embedded Controller to 64 bit Processor with Floating Point.
- Celoxica Adds Floating-Point Toolkit to IP Portfolio; Cores Optimized for FPGA-Based Digital Signal Processing & High-Performance Computing Applications
- Xilinx Strengthens DSP IP Library with New Floating-Point and Digital Video Broadcasting S2 Cores
- New Floating Point Extensions for ARC Cores Enable Full Performance Math Functionality Without a Coprocessor
Breaking News
- Keysight, Synopsys, and Ansys Deliver Radio Frequency Design Migration Flow to TSMC's N6RF+ Process Node
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Leveraging Cryogenics and Photonics for Quantum Computing
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
- Credo at TSMC 2024 North America Technology Symposium
Most Popular
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
- Silicon Creations Reaches Milestone of 10 Million Wafers in Production with TSMC
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Analog Bits to Demonstrate Numerous Test Chips Including Portfolio of Power Management and Embedded Clocking and High Accuracy Sensor IP in TSMC N3P Process at TSMC 2024 North America Technology Symposium
- Alphawave Semi: FY 2023 and 2024 YTD Trading Update and Notice of Results
E-mail This Article | Printer-Friendly Page |