Design Reuse
Search EETimes
Silicon IP Verification IP Software IP Wanted IP !!! Free Download IP Analytics (Restricted Access) FPGA Board / Kit Design Services Foundries Main IP/SoC Products Embedded Systems Design Platform / Structured ASIC Foundries FPGA / CPLD Fabless / IDM Deals Legal Business Financial Results People ESL Design Commentary / Analysis Main Silicon IP / SoC Verification IP FPGA / CPLD Embedded Systems Design Platform / Structured ASIC ESL Design ESL Design Standards & Best Practice Structured ASIC Verification IP Main On Cores Embedded Systems EDA Tools IP Cores Tool Demos D&R Partners Research / Market Reports Events Calendar Webcasts / Podcasts Online Bookstore


Pre-Fab Chip Design Takes Root


Related News

Breaking News

Most Popular (Updated Daily)

By Ed Sperling -- 5/30/2006
Electronic News

The chip-building industry is turning to a new pre-fab approach, as companies look to simplify the design and creation of new chips at advanced process nodes.

Faced with a shrinking market for new system-on-a-chip designs if costs and time-to-market concerns aren’t solved, a number of established players have begun rolling out new pre-packaged solutions. IBM, Samsung and Chartered Semiconductor, for example, have banded together to create design for manufacturing kits.

In the EDA world, Cadence Design Systems has created its own design kits that work with those kits. And Synopsys has created an expanded design for manufacturing flow that roughly accomplishes the same thing. And in the IP world, companies such as Rambus and Tensilica have offered up packages of that are backed by a portfolio of proven relevant patents. In Rambus’ case, those patents are for intellectual property, plus options for additional services. In Tensilica’s case, it is patents coupled with off-the-shelf synthesizable cores.

Click here to read more ...





E-mail This Article Printer-Friendly Page