Design Reuse
Search EETimes
Silicon IP Verification IP Software IP Wanted IP !!! Free Download IP Analytics (Restricted Access) FPGA Board / Kit Design Services Foundries Main IP/SoC Products Embedded Systems Design Platform / Structured ASIC Foundries FPGA / CPLD Fabless / IDM Deals Legal Business Financial Results People ESL Design Commentary / Analysis Main Silicon IP / SoC Verification IP FPGA / CPLD Embedded Systems Design Platform / Structured ASIC ESL Design ESL Design Standards & Best Practice Structured ASIC Verification IP Main On Cores Embedded Systems EDA Tools IP Cores Tool Demos D&R Partners Research / Market Reports Events Calendar Webcasts / Podcasts Online Bookstore


IP reuse on the rise, says Synopsys CEO


Related News

Breaking News

Most Popular (Updated Daily)

K.C. Krishnadas, EE Times
(05/30/2006 11:50 AM EDT)
 
BANGALORE, India — Chip design companies, in particular startup companies in China and Israel, are increasing their adoption of reusable IP, according to Aart de Geus, chairman and CEO, Synopsys.

During a visit to Synopsys' India design center here, de Geus said, "My view is that IP re-use is an absolutely key ingredient for modern-day design, especially when design challenges are rising with the movement towards smaller geometries."

In its ongoing study of nearly 200 active 65-nm designs, Synopsys (Mountain View, Calif.) has found that the most difficult aspects is the struggle with power consumption. "One of the techniques that we have fully implemented in our tools is the ability to run different portions of a chip at different voltages," de Geus said.

Click here to read more ...





E-mail This Article Printer-Friendly Page