Actel CEO John East comments on the FPGA market metamorphosis
By John East, CEO, Actel Corp.
June 23, 2006 -- pldesignline.com
With the move to each new digital integrated circuit process generation, the industry roars down the same perilous road: "ASIC Deployment Costs Avenue." Inevitably, the sheer magnitude of these costs has made the ASIC option evolve into the purview of the few, available only to companies with the resources, experience, and volumes to justify the astronomical development costs and risks. At the same time, design complexity has also increased. So, ASIC respins have become not only more common, but more costly as well.
Fortunately, over time, field-programmable gate arrays (FPGAs) have grown in capacity, performance, and capability, incorporating more and more of the system functionality and providing desirable flexibility to the system. Naturally, this metamorphosis in the FPGA market has given designers reason to pause and ask: "Can I use an FPGA instead of an ASIC to save time and money?"
Is the one-for-one replacement of FPGA for ASIC akin to driving the wrong way down a one-way street?
We believe the answer is a resounding "No!"
E-mail This Article | Printer-Friendly Page |
Related News
- Actel Rolls Out Industry's First FPGA-Based System Management for MicroTCA Market
- Actel Brings Portable Market in From the Cold With Industry's Lowest Power FPGA Family
- Actel and ARM Sign Landmark Agreement to Bring ARM7 Processor Family to Burgeoning FPGA Market
- New MIPS CEO Sameer Wasson to Drive Company's RISC-V Market Penetration and Innovation
- Functional Safety Certification Packages for Microchip FPGAs Speed Time to Market
Breaking News
- Cadence Announces Most Comprehensive True Hybrid Cloud Solution to Provide Seamless Data Access and Management
- Dolphin Design expands GoAsic partnership to enhance the semiconductor Industry's Supply Chain
- Cadence Collaborates with MemVerge to Increase Resiliency and Cost-Optimization of Long-Running High-Memory EDA Jobs on AWS Spot Instances
- M31 Successfully Validates 5nm IP Solution to Empower Global AI Applications
- Cadence Unveils Palladium Z3 and Protium X3 Systems to Usher in a New Era of Accelerated Verification, Software Development and Digital Twins
Most Popular
- Rivos Raises More Than $250M Targeting Data Analytics and Generative AI Markets
- Semiconductor Capacity Is Up, But Mind the Talent Gap
- Zhuhai Chuangfeixin: OTP IP Based on 90nm CMOS Image Sensor Process Technology Successfully Mass Production
- CMC Microsystems and AIoT Canada Sign Memorandum of Understanding to support IoT and semiconductor ecosystem growth in Canada
- Microchip Technology Acquires Neuronix AI Labs