Design Reuse
Search EETimes
Silicon IP Verification IP Software IP Wanted IP !!! Free Download IP Analytics (Restricted Access) FPGA Board / Kit Design Services Foundries Main IP/SoC Products Embedded Systems Design Platform / Structured ASIC Foundries FPGA / CPLD Fabless / IDM Deals Legal Business Financial Results People ESL Design Commentary / Analysis Main Silicon IP / SoC Verification IP FPGA / CPLD Embedded Systems Design Platform / Structured ASIC ESL Design ESL Design Standards & Best Practice Structured ASIC Verification IP Main On Cores Embedded Systems EDA Tools IP Cores Tool Demos D&R Partners Research / Market Reports Events Calendar Webcasts / Podcasts Online Bookstore


TransEDA is in winding down discussions


Breaking News

Most Popular (Updated Daily)

Peter Clarke, EE Times
(06/27/2006 7:39 AM EDT)
 
LONDON — TransEDA, a U.K. company that pioneered code coverage tools for hardware description languages before being acquired by French company Valiosys SA in 2003, is in trouble again and looks set to close.

When asked if the company had shut its doors, a source close to the company who spoke on condition of anonymity, said: "It has happened. You are not wrong. The company is trying to arrange a sale of assets." The source said the company closed at the beginning of June and that since then the company has been talking to interested third parties.


Click here to read more ...





E-mail This Article Printer-Friendly Page



list: -1223448135.36 seconds
detail: 0.000234842300415 seconds
prov: 0.000324964523315 seconds
end_new