TaraCom Introduces SerDes/PHY IPs in 90 and 65-Nanometer
TaraCom Integrated Products is a fabless semiconductor company pioneering high jitter performance SerDes and high speed I/O technology. TaraCom has ported the Serial ATA (SATA) core intellectual core property (IP) for integration into SoC and ASIC designs ranging from XAUI compliant, PCS/PMD functionality of the 10 Gigabit Ethernet XAUI and 10 Gigabit Fibre Channel specs as well as SATA, PCI Express, XGMII and other related applications.
TaraCom has ported its TaraCom III ™ SATA Phy IP core progressively from 130-90-65 nm process technologies for easy design integration. The 3 new IP products cover a broad family of SerDes mixed signal IPs capable of throughput rates from 1.0-6.25 Gbps custom-designed for standard XAUI, PCI Express Gen 1 and 2, Infiniband & SONET and SATA Phy Gen 1 and 2 The new TaraCom III ™ product family consisting of the following parts that will be available by October 2006.
- SATA Host Phy IP Core
- XAUI SerDes Phy IP Core
- PCI Express IP Core
Dr. Reza Gholami, VP System Engineering, indicated that this 3rd IP generation SerDes technology offers highest jitter tolerance similar to TaraCom’s predecessor IP products. This enables the integration of the IP in SoC and ASIC in the presence of multiple high speed clocks and noisy environments. The new 3rd generation solutions operate at 1 volt providing significantly reduced power consumption per channel over existing solutions. In their lowest power mode, the PHYs consume less than 75 mW of power per channel, which is 20% less than competitive products. Optimized low leakage solutions of 65 nm processes are being utilized in development of high speed SerDes and Phys thru extensive previous design activity...
Charlie Smaltz, Business Development Department will lead the sales and marketing activity on a worldwide basis. From a marketing viewpoint, he confirmed existing market research that indicated a rapid transition from the existing 130nm and 90 nm geometry to the 65 nm and should dominate industry standard in CY2007. "The easy stuff people already do — things like high- and low-leakage cells, clock gating and multiple threshold voltages. The next stage is multiple power domains". TaraCom offers “Shuttle support”, production test consultation or test development to support licensee’s requirements.
|
TaraCom Integrated Products, Inc. Hot IP
Related News
- Synopsys Teams With UMC to Port Mixed-Signal Connectivity IP to 90- and 65-Nanometer Process Technologies
- ARM High-Speed PHY and High-Performance Standard Cells For 65-Nanometer Platform Adopted By Fujitsu
- Fujitsu Introduces 65-Nanometer 10G SerDes from Prism Circuits
- TSMC Unveils New 65-Nanometer Mixed-Signal and RF Tool Qualification Program
- Virage Logic Expands Silicon Aware Intellectual Property (IP) Offering with New 65-Nanometer Memory and Logic Products
Breaking News
- Cadence Announces Most Comprehensive True Hybrid Cloud Solution to Provide Seamless Data Access and Management
- Dolphin Design expands GoAsic partnership to enhance the semiconductor Industry's Supply Chain
- Cadence Collaborates with MemVerge to Increase Resiliency and Cost-Optimization of Long-Running High-Memory EDA Jobs on AWS Spot Instances
- M31 Successfully Validates 5nm IP Solution to Empower Global AI Applications
- Cadence Unveils Palladium Z3 and Protium X3 Systems to Usher in a New Era of Accelerated Verification, Software Development and Digital Twins
Most Popular
- Rivos Raises More Than $250M Targeting Data Analytics and Generative AI Markets
- Semiconductor Capacity Is Up, But Mind the Talent Gap
- Zhuhai Chuangfeixin: OTP IP Based on 90nm CMOS Image Sensor Process Technology Successfully Mass Production
- CMC Microsystems and AIoT Canada Sign Memorandum of Understanding to support IoT and semiconductor ecosystem growth in Canada
- Microchip Technology Acquires Neuronix AI Labs
E-mail This Article | Printer-Friendly Page |