Parallel processor firm enhances core for HD video
(07/20/2006 9:54 AM EDT)
LONDON — PACT XPP Technologies AG, a developer of a reconfigurable highly parallel processor, has redesigned its technology to produce the XPP-III version of its architecture and claimed that performance, for the first time, allows high definition video decoding without additional hardware accelerators.
On the original version of the XPP architecture, released in October 2000, PACT included 128 processors and an FPGA-like array of interconnectivity. Pact (Munich, Germany) added a package of video processor configurations and multi-standard video codecs for porting to its XPP-II parallel processor in January 2005.
The XPP-III is a software programmable standalone processor platform for signal processing applications. It combines a coarse-grained reconfigurable array with a sequential architecture for the control-flow code. Although the main target application is video, the XPP-III is a general purpose processor which can be used in other application fields such as wireless baseband processing, the company said.
E-mail This Article | Printer-Friendly Page |
Related News
- Evatronix Enhances the JPEG2000 Video Encoder IP Core with HD Video Support and Increases Its Online Demo Bandwidth
- Texas Instruments Launches New Low-Cost DaVinci(TM) Processor to Spur Growth of Portable, HD Video Applications
- Silicon Hive Announces HiveFlex VSP2200 Series Processor Cores for HD Video Signal Processing
- Texas Instruments Unveils Integrated HDTV Processor and Development Platform with Full HD Video Processing
- Silicon Hive Announces New HiveFlex VSP2100 Series Processor Cores For HD Video Signal Processing
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
Most Popular
- Qualitas Semiconductor and Ambarella Sign Licensing Agreement
- ZeroPoint Technologies Signs Global Customer to Bring Hardware-Accelerated Compression to Hyperscale Data Centers
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- Intel and Arm Team Up to Power Startups
- Alphawave Semi and InnoLight Collaborate to Demonstrate Low Latency Linear Pluggable Optics with PCIe 6.0® Subsystem Solution for High-Performance AI Infrastructure at OFC 2024