ESL panelists call for TLM standards
(07/26/2006 1:27 AM EDT)
SAN FRANCISCO, Calif. — Electronic system level (ESL) design is making considerable progress, but standards that will help make SystemC transaction-level models (TLMs) interoperable are desperately needed, according to panelists at Summit Design Automation's ESL Symposium at the Design Automation Conference here Tuesday. And with a newly-released standards roadmap from Open SystemC International (OSCI), they may get their wish.
Although SystemC establishes a language standard, users are having difficulty integrating SystemC TLMs from outside their companies into their design flows. The OSCI TLM 1.0 standard defines a set of APIs for transaction-level communications, but does not define the content of the transactions. That's a task left for the TLM 2.0 standard that's now under development.
E-mail This Article | Printer-Friendly Page |
Related News
- DAC panelists call for IP reuse standards
- Mentor Graphics Announces Scalable TLM-2.0 Design Flow Using Vista and Catapult C Synthesis Electronic System Level (ESL) Design Tools
- ESL needs more work, panelists say
- Standards panel outlines ESL progress
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
Breaking News
- Omni Design Technologies Joins Intel Foundry Accelerator IP Alliance
- Efabless Announces the Release of the OpenLane 2 Development Platform, Transforming Custom Silicon Design Flows
- TSMC Reports First Quarter EPS of NT$8.70
- Brisbane Silicon publishes DPTx 1.4 IP Core
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
Most Popular
- U.S. Subsidy for TSMC Has AI Chips, Tech Leadership in Sight
- Cadence Unveils Palladium Z3 and Protium X3 Systems to Usher in a New Era of Accelerated Verification, Software Development and Digital Twins
- Zhuhai Chuangfeixin: OTP IP Based on 90nm CMOS Image Sensor Process Technology Successfully Mass Production
- Silvaco Announces Expanded Partnership with Micron Technology
- OPENEDGES Unveils ENLIGHT Pro: A High-Performance NPU IP Quadrupling its Previous Generation's Performance