Free processor firm discloses business plans
(09/18/2006 6:55 AM EDT)
LONDON — Simply RISC, a team of engineers formerly with STMicroelectronics NV, has revealed plans to provide design services around its offering of a free 64-bit processor core. Simply RISC's release of the OpenSPARC T1-based processor is intended to show potential customers the team's capability as well as providing a building block for future system-on-chip and network-on-chip design work.
"Simply RISC is a design center. We haven't plans to sell chips. What we can offer is our time and our expertise," said Fabrizio Fazzino, who described himself as chief system architect, in an email to EE Times. Fazzino went on to say that companies can come to Simply RISC to develop SoC and NoC integrated circuits using either ASIC or field-programmable gate array implementation. "The IP cores we develop are fully released under the GPL, unless a customer asks us to do otherwise," Fazzino added referring to the GNU General Public License.
The S1 is a "cut-down" version of the OpenSPARC T1 multiprocessor, previously codenamed Niagara, which targets embedded devices such as PDAs, set-top boxes and digital cameras. The S1 comprises a single four-thread processor core, rather than the eight four-thread cores present on the T1. However, it is still early days for Simply RISC, which is seeking funding and comprises just five engineers at present.
Fazzino himself worked for ST in Catania, Sicily, between 1998 and 2001 in the group which developed the ST20 and ST40 processors. The group was formed as a result of the acquisition, in 1989 of Inmos Ltd., a U.K. semiconductor company based in Bristol, England, and well-known for having developed a parallel processor known as the transputer.
Fazzino decided to leave ST in 2001 to become a free-lance chip designer, but with the idea to found a company with some former colleagues. "We are all Italian and we work in Italy. However, we are receiving many contacts from all over the world from people who want to help, especially from India and China," said Fazzino. "I would like to include also them in the head count and I probably will in the future."
E-mail This Article | Printer-Friendly Page |
Related News
- Synopsys Acquires RISC-V Processor Simulation Tools Firm
- Ceremorphic Exits Stealth Mode; Unveils Technology Plans to Deliver a New Architecture Specifically Designed for Reliable Performance Computing
- Bluespec, Inc. Releases Ultra-Low Footprint RISC-V Processor Family for Xilinx FPGAs, Offers Free Quick-Start Evaluation.
- GOWIN Semiconductor Joins Arm DesignStart Offering Free Arm Cortex-M Processors for its FPGA Product Families
- Arm expands design possibilities with free Cortex-M processors for Xilinx FPGAs
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
- Efinix Rolls Out Line of FPGAs to Accelerate and Adapt Automotive Designs and Applications
Most Popular
- Qualitas Semiconductor and Ambarella Sign Licensing Agreement
- ZeroPoint Technologies Signs Global Customer to Bring Hardware-Accelerated Compression to Hyperscale Data Centers
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- Intel and Arm Team Up to Power Startups
- Alphawave Semi and InnoLight Collaborate to Demonstrate Low Latency Linear Pluggable Optics with PCIe 6.0® Subsystem Solution for High-Performance AI Infrastructure at OFC 2024