Design Reuse
Search EETimes
Silicon IP Verification IP Software IP Wanted IP !!! Free Download IP Analytics (Restricted Access) FPGA Board / Kit Design Services Foundries Main IP/SoC Products Embedded Systems Design Platform / Structured ASIC Foundries FPGA / CPLD Fabless / IDM Deals Legal Business Financial Results People ESL Design Commentary / Analysis Main Silicon IP / SoC Verification IP FPGA / CPLD Embedded Systems Design Platform / Structured ASIC ESL Design ESL Design Standards & Best Practice Structured ASIC Verification IP Main On Cores Embedded Systems EDA Tools IP Cores Tool Demos D&R Partners Research / Market Reports Events Calendar Webcasts / Podcasts Online Bookstore


SNOWBUSH announces PCI Express, SATA, SAS and Fibre Channel PHY and SerDes macros in 65nm, 80nm, 90nm and 130nm


Related News

Related

SNOWBUSH microelectronics Hot IPs

Breaking News

Most Popular (Updated Daily)

IP Cores in 65nm, 80nm, 90nm and 130nm Enable Integration of PCI Express, SATA, SAS, Fibre Channel, XAUI and GBe serial interconnects

September 20, 2006 – SNOWBUSH microelectronics today announced the availability of a family of physical layer (PHY) and serializer-deserializer (SerDes) IP cores designed to provide efficient and reliable integration of PCI ExpressTM, SATA and other standards-based serial interconnects.

SNOWBUSH’s PCI ExpressTM and SATA PHYs are compact, low-power, and designed to ensure robust performance in noisy digital ASICs. The PCI ExpressTM PHY is fully compliant with the 2.5Gbps and PIPE interface standards. The SATA PHY meets the SATA 1.5 & 3.0Gbps and SAPIS interface standards.

SNOWBUSH’s 1.0-5.0Gbps multi-standard SerDes macros provide a complete physical media attachment layer for standard-compliant PCI ExpressTM, SATA, SAS and Fibre Channel serial interconnects, and supports XAUI, Rapid I/O, Gigabit Ethernet and Infiniband. The programmability and performance of the Snowbush SerDes means it can be quickly customized for other serial interconnect standards. SNOWBUSH PHY and SerDes technology is silicon-proven in 90nm and 130nm and available now in 80nm. A 65nm version will be available in Q4 2006.

“These state-of-the-art PHY and SerDes macros are based on several very successful generations of our SerDes technology platform. Our designs have proven themselves in products that have shipped in the tens of millions of units. Our unique hybrid analog/digital architecture provides a rich feature set and achieves low power and area while maintaining robust SoC integration” said SNOWBUSH Vice-President of Sales & Marketing, Paul Layman.

The PHY and SerDes macros include a wide range of BIST features, including an analog test BUS, multiple loop-back modes and a built-in data pattern generator and checker. As with all Snowbush IP macros, the PHY and SerDes cores are backed by SNOWBUSH’s unique commitment to design support for integration and customization.

Detailed Specifications and Licensing

To obtain more detailed specifications or licensing information, please contact SNOWBUSH sales at +1-416-925-5643 or sales@snowbush.com or visit www.snowbush.com.

About SNOWBUSH microelectronics

SNOWBUSH microelectronics, a privately held company founded in 1998, is a leading supplier of analog design services and customizable high performance analog IP. Combining a large pool of experienced design talent with leading edge analog design practices and reliable project management, Snowbush delivers the critical custom analog circuits needed to meet your demanding technical and time-to-market needs.




   

Contact SNOWBUSH microelectronics

Fill out this form for contacting a SNOWBUSH microelectronics representative.

Your Name:
Your E-mail address:
Your Company address:
Your Phone Number:
Write your message:
   

 



E-mail This Article Printer-Friendly Page