Intrinsity to Provide High Speed Digital Logic Technology to Agere Systems
The foundations of this project are Intrinsity's proprietary Fast14® technology, high-speed memory design capability, and expert design services. Fast14, comprised of Intrinsity's patented Fast14 domino circuit technology, process specific libraries, powerful specification languages and a design environment provides not only extremely high circuit speeds but also the means to trade off speed, power and area to achieve an optimal solution to customer design targets.
"Intrinsity's Fast14® technology represents a revolutionary way to build enhanced embedded cores. Fast14® provides performance, area, power and infrastructure cost savings in ways conventional technologies cannot achieve." said Bob Russo, Intrinsity CEO. "We are pleased to be working with Agere to deliver digital macrocells that will provide superior performance per milliwatt. Additionally, by employing both this technology and high speed memory design expertise, our expert processor design team will be able to leverage the strengths of both dynamic and static CMOS technologies and provide cores that optimally meet Agere's targets."
About Intrinsity
Intrinsity, Inc. is a design technology company which provides the designs, tools, technologies, and expertise so that customers can efficiently and predictably produce high performance, low-power and cost-effective products. Intrinsity's proprietary FastCore and Fast14 technologies yield not only circuit speeds of up to and beyond 3 GHz, but also the means to trade-off speed, power and area to achieve the optimal solution to customer design targets. Fast14 technology includes a combination of a process specific library, a specification language and a set of tools that help automate the design flow. Intrinsity's corporate headquarters are located in Austin, Texas. For further information regarding Intrinsity, please visit our web site at http://www.intrinsity.com.
|
Related News
- Evatronix Announces the USB 3.0 Compatible High Speed Hub IP Core with Analog and Digital PHY Options
- 37 Million ASIC Gates for High Speed Prototyping
- Domino Logic in ASIC Design Flow - Detailed Methodology and Breakthroughs in High Speed Design Automation Approach
- Samsung, Intrinsity Partner to Provide New Generation High-Speed, Low Power Processor Cores
- LSI Logic Adds High Speed USB 2.0 Host Controller Core to IP Library
Breaking News
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
- Controversial former Arm China CEO founds RISC-V chip startup
- Fundamental Inventions Enable the Best PPA and Most Portable eFPGA/DSP/SDR/AI IP for Adaptable SoCs
- Cadence and TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
- Numem at the Design & Reuse IP SoC Silicon Valley 2024
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Qualitas Semiconductor Appoints HSRP as its Distributor for the China Markets
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
E-mail This Article | Printer-Friendly Page |