Terawave and K-micro Partner to Deliver Industry's Highest Performance GPON 'PHY'
"Terawave BM-CDR technology enables full compliance with GPON ITU-T G.984.x Recommendations for burst-mode operation," said Boris Auerbuch, VP Engineering and CTO of Terawave Communications. "The New ASIC supports extended temperature range and can be used for both indoor and outdoor applications."
K-micro has integrated its burst mode clock and data recovery (BM-CDR) technology into this new ASIC. It has appeared in two previous generations: the first-generation "Copper Tub" (CT1) that runs at 1244/1244, and a later CT2 that runs at 2488/1244.
The device supports arbitrarily long bursts without loss of lock, and incorporates a variety of advanced features to support functions such as optoelectronics control and synchronization, chatter suppression, and auto- discovery. Implementation of this functionality in a pure CMOS process minimizes power dissipation and device cost.
The Terawave TW-800 Family of OLTs are the first products to incorporate this technology. The TW-801 OLT is one of a series of OLT packages designed to address the emerging GPON global market. These products are completely G.984.x ITU standards compliant.
"The partnership of Terawave and K-micro has enabled the development of the highest performing single chip PHY in the industry, combining the GPON knowledge and engineering capability of Terawave with K-micro's high performance SERDES and burst mode CDR has resulted in creating this advanced device," said Vijay Pathak CTO of K-micro.
The Terawave TW-800 OLT family is available now for customer lab trials and will be generally available in Q1 2007. Terawave is a supplier of GPON technology to Fujitsu for the BT21C network.
About Terawave
Terawave is a leading provider of GPON access solutions for telecom and cable service providers, federal, and municipal networks worldwide. Terawave systems provide converged data, voice, and video services in over 90 customer networks on 5 continents.
About K-micro (Kawasaki Microelectronics)
K-micro's innovative ASIC technologies and world-class design support are used in the consumer electronics, computer, office-automation, networking and storage markets. The company is an active participant in industry standards organizations, including InterNational Committee for Information Technology Standards (INCITS) Technical Committee T10 for SCSI Storage Interfaces, Optical Internetworking Forum (OIF), PCI Special Interest Group (PCI-SIG), USB Implementers Forum, Digital Living Network Alliance (DLNA), Universal Plug and Play Forum (UPnP), the Digital Display Working Group (DDWG), Home Phoneline Networking Alliance (HomePNA), Multimedia over Coax Alliance (MoCA), and OCP International Partnership (OCP-IP). K-micro has design centers in Boston, San Jose, Taipei, and Tokyo. For more information, contact the company at 408-570-0555, or visit http://www.k-micro.us/ .
|
Related News
- Ventana and Imagination Partner to Deliver World's Highest Performance RISC-V CPU & GPU Solutions
- iamba Networks and K-micro Team to Develop Market-Leading GPON SoCs
- K-micro Licenses CEVA Serial Attached SCSI (SAS) PHY for Enterprise Storage Applications
- K-Micro Licenses CEVA's Fully Integrated Ultra-Low Power VoIP Platform for New CPE Gateways and IP Phones
- K-Micro Licenses CEVA'S 90nm 3.0Gbps Serial ATA Technology to Enable Topaz Sub-System for Storage Applications
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
Most Popular
- Qualitas Semiconductor and Ambarella Sign Licensing Agreement
- ZeroPoint Technologies Signs Global Customer to Bring Hardware-Accelerated Compression to Hyperscale Data Centers
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- Intel and Arm Team Up to Power Startups
- Alphawave Semi and InnoLight Collaborate to Demonstrate Low Latency Linear Pluggable Optics with PCIe 6.0® Subsystem Solution for High-Performance AI Infrastructure at OFC 2024
E-mail This Article | Printer-Friendly Page |