Design Reuse
Search EETimes
Silicon IP Verification IP Software IP Wanted IP !!! Free Download IP Analytics (Restricted Access) FPGA Board / Kit Design Services Foundries Main IP/SoC Products Embedded Systems Design Platform / Structured ASIC Foundries FPGA / CPLD Fabless / IDM Deals Legal Business Financial Results People ESL Design Commentary / Analysis Main Silicon IP / SoC Verification IP FPGA / CPLD Embedded Systems Design Platform / Structured ASIC ESL Design ESL Design Standards & Best Practice Structured ASIC Verification IP Main On Cores Embedded Systems EDA Tools IP Cores Tool Demos D&R Partners Research / Market Reports Events Calendar Webcasts / Podcasts Online Bookstore


Fabless Semiconductor companies: is intellectual property reuse creating a new model?


Related News

Breaking News

Most Popular (Updated Daily)

Ron Wilson , EDN
Dec 20 2006

Over the last few months several people have suggested that a new business model is emerging for fabless semiconductor companies. (See, for instance, this article on Qualcomm or the comments at the very end of this one.) The subject came up again yesterday in an interview with design services and IP provider S3 (whose site is here.)


Click here to read more ...





E-mail This Article Printer-Friendly Page