Design Reuse
Search EETimes
Silicon IP Verification IP Software IP Wanted IP !!! Free Download IP Analytics (Restricted Access) FPGA Board / Kit Design Services Foundries Main IP/SoC Products Embedded Systems Design Platform / Structured ASIC Foundries FPGA / CPLD Fabless / IDM Deals Legal Business Financial Results People ESL Design Commentary / Analysis Main Silicon IP / SoC Verification IP FPGA / CPLD Embedded Systems Design Platform / Structured ASIC ESL Design ESL Design Standards & Best Practice Structured ASIC Verification IP Main On Cores Embedded Systems EDA Tools IP Cores Tool Demos D&R Partners Research / Market Reports Events Calendar Webcasts / Podcasts Online Bookstore


Techno Mathematical rolls IP for one-chip, full-HD codec


Related News

Related

Breaking News

Most Popular (Updated Daily)

Yoshiko Hara, EE Times
(03/05/2007 4:23 PM EST)
 
TOKYO — Techno Mathematical Co. Ltd. has developed the industry's first H.264/MPEG-4 intellectual-property core to offer a one-chip encoder/decoder LSI solution. The High Profile core features high-definition (1920 x 1080i) image compression and decompression.

Techno Mathematical (TMC) is a Tokyo-based venture company that specializes in developing audio/video compression/decompression algorithms. Its IP core enables compression and decompression of HD images in real-time.

The H.264 video codec standard can efficiently compress image data that's nearly one-half to one-third more compact than MPEG-2 data while maintaining better picture quality. But the computation load is about 10x that of MPEG-2. This makes it difficult to develop a one-chip solution.

Click here to read more ...





E-mail This Article Printer-Friendly Page


<A HREF="http://www.design-reuse.com/banner/exit.php?id=445" target="_top"><IMG SRC="http://www.us.design-reuse.com/adserver/www/images/eureka_static.jpg" WIDTH=125 HEIGHT=125 BORDER=0></A>