Design Reuse
Search EETimes
Silicon IP Verification IP Software IP Wanted IP !!! Free Download IP Analytics (Restricted Access) FPGA Board / Kit Design Services Foundries Main IP/SoC Products Embedded Systems Design Platform / Structured ASIC Foundries FPGA / CPLD Fabless / IDM Deals Legal Business Financial Results People ESL Design Commentary / Analysis Main Silicon IP / SoC Verification IP FPGA / CPLD Embedded Systems Design Platform / Structured ASIC ESL Design ESL Design Standards & Best Practice Structured ASIC Verification IP Main On Cores Embedded Systems EDA Tools IP Cores Tool Demos D&R Partners Research / Market Reports Events Calendar Webcasts / Podcasts Online Bookstore


TSMC Announces 55nm Process Technology Readiness


Related News

Related

Breaking News

Most Popular (Updated Daily)

Hsinchu, Taiwan, R.O.C. - March 27, 2007 - Taiwan Semiconductor Manufacturing Company, Ltd. (TSE: 2330, NYSE: TSM) today unveiled its 55nm process technology, a 90% linear-shrink process from 65nm including I/O and analog circuits. The process delivers significant die cost savings from 65nm, while offering the same speed and 10 to 20% lower power consumption. Because the 55nm process is a direct shrink, IP providers can leverage existing libraries and port their 65nm designs with minimal risk and effort. The 55nm logic family includes general purpose (GP) and consumer (GC) platforms. Initial production of the 55GP begins this quarter, followed later in the year by 55GC.

While TSMC has already engaged many leading customers and IP suppliers on the process, the company will continue to streamline adoption using its CyberShuttle prototyping program that allows multiple customers and IP suppliers to share the costs of a single mask set and prototype wafers on a pilot run. The 55nm CyberShuttle runs are expected to be offered on a bi-monthly basis starting from the beginning of May this year.

“TSMC’s half-node process, including 55nm, is the quickest and simplest way for our customers to be cost competitive in the rapidly changing marketplace,” said Jason Chen, vice president of corporate development of TSMC. “TSMC continues to combine manufacturing superiority with a comprehensive design ecosystem to support customers of any size, from startups to multinational giants.”

TSMC’s half-node strategy has a proven track record of helping customers achieve a crucial edge in a fiercely competitive marketplace. The company has been offering half-node processes for six technology generations starting from 0.35-micron.

About TSMC

TSMC is the world’s largest dedicated semiconductor foundry, providing the industry’s leading process technology and the foundry industry’s largest portfolio of process-proven libraries, IP, design tools and reference flows. The Company's total managed capacity in 2006 exceeded seven million (8-inch equivalent) wafers, including capacity from two advanced 12-inch GigaFabs, four eight-inch fabs, one six-inch fab, as well as TSMC’s wholly owned subsidiaries, WaferTech and TSMC (Shanghai), and its joint venture fab, SSMC. TSMC is the first foundry to provide 65nm production capabilities. Its corporate headquarters are in Hsinchu, Taiwan. For more information about TSMC please see http://www.tsmc.com.


   

Contact TSMC

Fill out this form for contacting a TSMC representative.

Your Name:
Your E-mail address:
Your Company address:
Your Phone Number:
Write your message:
   

 



E-mail This Article Printer-Friendly Page



list: -1223984572.79 seconds
detail: 0.000251054763794 seconds
prov: 0.000348091125488 seconds
end_new

<A HREF="http://www.design-reuse.com/banner/exit.php?id=445" target="_top"><IMG SRC="http://www.us.design-reuse.com/adserver/www/images/eureka_static.jpg" WIDTH=125 HEIGHT=125 BORDER=0></A>