Universal Chiplet Interconnect Express (UCIe 1.0) Controller
Tensilica Announces Industry's First MP3 Decoder Under 6 MHz
Update: Cadence Completes Acquisition of Tensilica (Apr 24, 2013)
Makes Xtensa HiFi 2 Audio Engine Ideal for Portable Devices
SANTA CLARA, Calif. – May 16, 2007 – Tensilica, Inc. today announced that it has optimized the MP3 decoder for its Xtensa HiFi 2 Audio Engine and Diamond Standard 330HiFi processor core. This MP3 decoder now runs at the lowest power and is the most efficient in the industry, requiring just 5.7 MHz when running at 128Kbps, 44.1 KHz and dissipating 0.45 mW in TSMC’s 65nm LP process (including memories). This makes Tensilica’s Xtensa HiFi 2 Audio Engine ideal for adding MP3 playback to cellular phones, where current carrier requirements are for 100 hours of playback time on a battery charge, and increasing to 200 hours in the near future.
This 5.7 MHz requirement includes the entire MP3 decode functionality, including MPEG container parsing and variable length decoding (VLD, also known as Huffman decoding). Some competing offerings are merely accelerator blocks that exclude portions of the complex control code in MP3 such as VLD, and thus rely on a processor to perform VLD decoding. Tensilica’s 5.7 MHz figure is all inclusive.
“Any good designer can get MP3 freeware off the Internet and run it on most processors, but they will find that it requires the processor to run at high MHz and, thus, is power inefficient,” stated Larry Przywara, Tensilica’s director of mobile multimedia marketing. “By carefully optimizing our software, we were able to get better results than we’ve seen from any published competitive performance specifications.”
Tensilica’s MP3 decoder implements MPEG-1, MPEG-2 layer 1/2/3, and MPEG-2.5 layer 3 stereo decoding with support for constant bit rate, variable bit rate and free formats. It is fully compliant with ISO/IEC 11172-4.
Tensilica’s HiFi 2 Audio Engine is the most popular commercial audio processor core for SOC designs, and this year Tensilica’s customers are forecasting they will ship 100 million HiFi Audio Engine-enabled processor cores in a wide variety of consumer devices. Tensilica’s HiFi 2 Audio Engine is optimized with specialized audio instructions to increase code density (reducing memory requirements) and lower power (reducing MHz requirements), making it very efficient for a wide range of audio-enabled consumer products.
Tensilica’s cores with the HiFi 2 Audio Engine are full featured processors, used by customers to run operating systems, control code, and other functions in addition to audio.
In addition to MP3 decode and encode, the following software packages are available for the HiFi 2 Audio Engine: AC-3 decode and encode, AM3D, Dolby Digital Plus 5.1 and 7.1 decode, MPEG-4 aacPlus v1 and V2 decode and encode, MPEG-1/4 AAC LC decode and encode, Ogg Vorbis decode, QSound microQ, SONiVOX AudioiNSIDE, WMA decode and encode, AMR narrowband and wideband speech, G.729AB speech, and SRS WOW XT, Xspace 3D and TruSound HD. Tensilica’s audio partners include: AM3D, Coding Technologies, Dolby Laboratories, Microsoft, QSound Labs, SONiVOX, SRS Labs, and Thompson Multimedia.
Pricing and Availability
Tensilica’s MP3 decoder is available now starting at $16,875 for a project-based license. Tensilica’s processor cores are licensed separately.
About Tensilica
Tensilica offers the broadest line of controller, CPU and specialty DSP processors on the market today, in both an off-the-shelf format via the Diamond Standard Series cores and with full designer configurability with the Xtensa processor family. Tensilica’s low-power, benchmark proven processors have been designed into high-volume products at industry leaders in the digital consumer, networking and telecommunications markets. All Tensilica processor cores are complete with a matching software development tool environment, portfolio of system simulation models, and hardware implementation tool support. For more information on Tensilica's patented approach to the creation of application-specific building blocks for SOC design, visit www.tensilica.com.
|
Related News
- Cadence Offers Industry's First Licensable MPEG-H Audio Decoder for Tensilica HiFi DSPs
- Tensilica'’s Synthesizable Xtensa V Processor Core Reaches 500 MHz Clock Rate in STMicroelectronics 90 nm Fab
- Allegro DVT Announces the Industry's First MPEG-5 LCEVC Decoder Silicon IP
- Mobiveil's PSRAM Controller IP Lets SoC Designers Leverage AP Memory's Xccela x8/x16 250 MHz PSRAM Memory
- Global Top 10 Foundries' Total Revenue Grew by 6% QoQ for 3Q22, but Foundry Industry's Revenue Performance Will Enter Correction Period in 4Q22, Says TrendForce
Breaking News
- Cadence Reports First Quarter 2024 Financial Results
- Rambus Advances AI 2.0 with GDDR7 Memory Controller IP
- Faraday Reports First Quarter 2024 Results
- RAAAM Memory Technologies Closes $4M Seed Round to Commercialize Super Cost Effective On-Chip Memory Solutions
- Alphawave Semi Audited Results for the Year Ended 31 December 2023
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Omni Design Technologies Joins Intel Foundry Accelerator IP Alliance
- Faraday Partners with Arm to Innovate AI-driven Vehicle ASICs
- Semiconductor Capacity Is Up, But Mind the Talent Gap
- Efabless Announces the Release of the OpenLane 2 Development Platform, Transforming Custom Silicon Design Flows
E-mail This Article | Printer-Friendly Page |